Publisher : The Korean Institute of Broadcast and Media Engineers
DOI : 10.5909/JBE.2015.20.5.774
Title & Authors
Programmable Multimedia Platform for Video Processing of UHD TV Kim, Jaehyun; Park, Goo-man;
This paper introduces the world's first programmable video-processing platform for the enhancement of the video quality of the 8K(7680x4320) UHD(Ultra High Definition) TV operating up to 60 frames per second. In order to support required computing capacity and memory bandwidth, the proposed platform implemented several key features such as symmetric multi-cluster architecture for parallel data processing, a ring-data path between the clusters for data pipelining and hardware accelerators for computing filter operations. The proposed platform based on RP(Reconfigurable Processor) processes video quality enhancement algorithms and handles effectively new UHD broadcasting standards and display panels.
J. Eyre, and J. Bier, “The evolution of DSP procesors,” IEEE Signal Processing Magazine, vol. 17, no. 2, pp. 43-51, Mar. 2000.
H.-C. Hsieh, S.-A. Wen, C.-Y. Liao, H.-L. Lin, P-H. Huang and S-W. Tung, “Low power design and dynamic power management system for VLIW DSP subsystem,” IEEE International Symposium on Intelligent Signal Processing and Communications Systems, pp. 1-5, Dec. 2011.
W. Lee, J. Song, D. Kim, and S. Lee, “Memory Processing Unit in Video Decoding Systems,” IEEE International Conference on Consumer Electronics, pp. 538-539, 2012.
G. Glentis, “A fast affine projection algorithm for 2D filtering and linear prediction,” IEEE International conference on Image Processing,“ vol.3, pp. 876-879, 2001.
P.W. Verbeek, H.A. Vrooman, L.J. Van Vliet, “Low-level image procesing by max-min filters,” Signal Processing, vol. 15, pp. 249-258, 1988.
J. Polzehl, and V. Spokoiny, “Adaptive weights smoothing with applications to image restoration,” Journal of the Royal Statistical Society, Jan. 2002.
D. Suh, K. Kwon, S. Kim, S. Ryu, J. Kim, “Design space exploration and implementation of a high performance and low area Coarse Grained Reconfigurable Processor,” International Conference on Field-Programmable Technology, pp. 67-70, Dec. 2012.