JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Cold Data Identification using Raw Bit Error Rate in Wear Leveling for NAND Flash Memory
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Cold Data Identification using Raw Bit Error Rate in Wear Leveling for NAND Flash Memory
Hwang, Sang-Ho; Kwak, Jong Wook; Park, Chang-Hyeon;
  PDF(new window)
 Abstract
Wear leveling techniques have been studied to prolong the lifetime of NAND flash memory. Most of studies have used Program/Erase(P/E) cycles as wear index for wear leveling. Unfortunately, P/E cycles could not predict the real lifetime of NAND flash blocks. Therefore, these algorithms have the limited performance from prolonging the lifetime when applied to the SSD. In order to apply the real lifetime, wear leveling algorithms, which use raw Bit Error Rate(rBER) as wear index, have been studied in recent years. In this paper, we propose CrEWL(Cold data identification using raw Bit error rate in Wear Leveling), which uses rBER as wear index to apply to the real lifetime. The proposed wear leveling reduces an overhead of garbage collections by using HBSQ(Hot Block Sequence Queue) which identifies hot data. In order to reduce overhead of wear leveling, CrEWL does not perform wear leveling until rBER of the some blocks reaches a threshold value. We evaluate CrEWL in comparison with the previous studies under the traces having the different Hot/Cold rate, and the experimental results show that our wear leveling technique can reduce the overhead up to 41% and prolong the lifetime up to 72% compared with previous wear leveling techniques.
 Keywords
NAND Flash Memory;Wear Leveling;Garbage Collection;Cold Data;Raw Bit Error;
 Language
Korean
 Cited by
 References
1.
Chen, Feng, David A. Koufaty, and Xiaodong Zhang. "Understanding intrinsic characteristics and system implications of flash memory based solid state drives." ACM SIGMETRICS Performance Evaluation Review. Vol. 37. No. 1. pp. 181-192, June 2009.

2.
Wu, Michael, and Willy Zwaenepoel. "eNVy: a non-volatile, main memory storage system." ACM SigPlan Notices. Vol. 29. No. 11. pp. 86-97, Nov. 1994. crossref(new window)

3.
Kawaguchi, Atsuo, Shingo Nishioka, and Hiroshi Motoda. "A Flash-Memory Based File System." USENIX, pp. 155-164, Jan. 1995.

4.
Chiang, M-L., and R-C. Chang. "Cleaning policies in mobile computers using flash memory." Journal of Systems and Software Vol. 48, No.3, pp. 213-231, Nov. 1999. crossref(new window)

5.
Chang, Yuan-Hao, Jen-Wei Hsieh, and Tei-Wei Kuo. "Improving flash wear-leveling by proactively moving static data." Computers, IEEE Transactions on Vol 59, No. 1, pp. 53-65, Jan. 2010. crossref(new window)

6.
Murugan, Muthukumar, and David HC Du. "Rejuvenator: A static wear leveling algorithm for NAND flash memory with minimized overhead." Mass Storage Systems and Technologies (MSST), 2011 IEEE 27th Symposium on. IEEE, pp. 1-12, May 2011.

7.
Chang, Li-Pin. "On efficient wear leveling for large-scale flash-memory storage systems." Proceedings of the 2007 ACM symposium on Applied computing, pp. 1126-1130, March 2007.

8.
Wang, Chundong, and Weng-Fai Wong, "Observational wear leveling: an efficient algorithm for flash memory management." Design Automation Conference (DAC), pp. 235-242, June 2012.

9.
Wang, Chundong, and Weng-Fai Wong. "SAW: System-assisted wear leveling on the write endurance of NAND flash devices." Design Automation Conference (DAC), pp. 1-9, May 2013.

10.
Pan, Yangyang, Guiqiang Dong, and Tong Zhang. "Error rate-based wear-leveling for NAND flash memory at highly scaled technology nodes." Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, Vol. 21, No. 7, pp. 1350-1354, July 2013. crossref(new window)

11.
Yang, Ming-Chang, et al. "New ERA: new efficient reliability-aware wear leveling for endurance enhancement of flash storage devices." Design Automation Conference (DAC), pp. 163, May 2013.

12.
Woo, Yeong-Jae, and Jin-Soo Kim. "Diversifying wear index for MLC NAND flash memory to extend the lifetime of SSDs." Proceedings of the Eleventh ACM International Conference on Embedded Software. IEEE Press, pp. 6, Sep. 2013.

13.
Yang, Chengen, Yunus Emre, and Chaitali Chakrabarti. "Product code schemes for error correction in MLC NAND flash memories." Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, Vol. 20, No. 12, pp. 2302-2314, Dec. 2012. crossref(new window)

14.
Mielke, Neal, et al. "Bit error rate in NAND flash memories." Reliability Physics Symposium, 2008. IRPS 2008. IEEE International, pp. 9-19, April 2008.

15.
Cai, Yu, et al. "Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime." Computer Design (ICCD), 2012 IEEE 30th International Conference on. IEEE, pp. 94-101, September 2012.

16.
Cai, Yu, et al. "Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis." Design, Automation & Test in Europe Conference & Exhibition (DATE), 2012, pp. 521-526, March 2012.

17.
V. Prabhakaran and T. Wobber, ""SSD Extension for DiskSim Simulation Environment," http://research.microsoft.com/en-us/downloads/b41019e2-1d2b-44d8-b512-ba35ab814cd4/, 2009.