JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Power Optimization Method Using Peak Current Modeling for NAND Flash-based Storage Devices
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Power Optimization Method Using Peak Current Modeling for NAND Flash-based Storage Devices
Won, Samkyu; Chung, Eui-Young;
  PDF(new window)
 Abstract
NAND flash based storage devices adopts multi-channel and multi-way architecture to improve performance using parallel operation of multiple NAND devices. However, multiple NAND devices consume higher current and peak power overlap problem influences on the system stability and data reliability. In this paper, current waveform is measured for erase, program and read operations, peak current and model is defined by profiling method, and estimated probability of peak current overlap among NAND devices. Also, system level TLM simulator is developed to analyze peak overlap phenomenon depending on various simulation scenario. In order to remove peak overlapping, token-ring based simple power management method is applied in the simulation experiments. The optimal peak overlap ratio is proposed to minimize performance degradation based on relationship between peak current overlapping and system performance.
 Keywords
NAND Flash Memory;Peak current;Power consumption;Multi-Channel;Multi-way;
 Language
Korean
 Cited by
 References
1.
Park, S-K. "Technology Scaling Challenge and Future Prospects of DRAM and NAND Flash Memory," In Memory Workshop (IMW), 2015 IEEE International , pp. 1-4, 2015

2.
Li, Y and Quader, K.N. "NAND flash memory: Challenges and opportunities," Computer, vol. 46, no. 8, pp.23-29, 2013

3.
Takeuchi, Ken. "Novel co-design of nand flash memory and nand flash controller circuits for sub-30 nm low-power high-speed solid-state drives (ssd)," IEEE Journal of Solid-State Circuits, vol. 44, no. 4, pp. 1227-1234, 2009. crossref(new window)

4.
HONG, G. "Analysis of peak current consumption for large-scale, parallel flash memory." In Workshop for Operating System Support for Non-Volatile RAM (NVRAMOS 2011 Spring), Jeju, Korea, April 2011.

5.
Balgeun Yoo, Youjip Won, et al. "SSD characterization: From energy consumption's perspective," in Proceedings of HotStorage, 2011.

6.
Park, Jinha, et al. "Power modeling of solid state disk for dynamic power management policy design in embedded systems," Software Technologies for Embedded and Ubiquitous Systems, pp. 24-35, 2009.

7.
S. Lee, and J. Kim. "Using dynamic voltage scaling for energy-efficient flash-based storage devices," IEEE International SoC Design Conference, 2010.

8.
Grupp, Laura M., et al. "Characterizing flash memory: anomalies, observations, and applications," IEEE International Symposium on Microarchitecture, 2009.

9.
Mohan, Vidyabhushan, Sudhanva Gurumurthi, and Mircea R. Stan. "FlashPower: A detailed power model for NAND flash memory," in Proceedings of the Conference on Design, Automation and Test in Europe, 2010.

10.
Mohan, Vidyabhushan, et al. "Modeling Power Consumption of NAND Flash Memories Using FlashPower," IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems, vol. 32, no.7, pp. 1031-1044, 2013. crossref(new window)