JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Increased Effective Capacitance with Current Modulator in PLL
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Increased Effective Capacitance with Current Modulator in PLL
Kim, Hye-Jin; Choi, Young-Shig;
  PDF(new window)
 Abstract
A phase-locked loop(PLL) with effectively increased capacitance by current modulator has been proposed. In this paper, the effective capacitance of loop filter is increased by using current modulator and it results in 1/10 reduction of capacitance in loop filter. It has been designed with a 1.8V CMOS process. The simulation results show that the proposed PLL has the same phase noise characteristic and locking time of conventional PLL.
 Keywords
Phase locked loop (PLL);Current modulator;Effective capacitance;
 Language
Korean
 Cited by
 References
1.
J. Craninckx and M. Steyaert, "A fully integrated CMOS DCS-1800 frequency synthesizer," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2054-2065, Dec. 1998. crossref(new window)

2.
Y. Koo, H. Huh, Y. Cho, J. Lee, J. Park, D. Jeong, and W. Kim, "A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCSand cellualr-CDMA wireless systems," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 536-542, May 2002. crossref(new window)

3.
B. Catli, A. Nazemi, T. Ali, S. Fallahi, Y. Liu, J. Kim, M. Abdul-Latif, M. R. Ahmadi, H. Maarefi, A. Momtaz, and N. Kocaman, "A 2sub-200 fs RMS jitter capacotor multiplier loop filter-based PLL in 28 nm CMOS for high-speed serial communication applications," in CICC, 2013, pp. 1-4.

4.
J. Kim, J. Kim, B. Lee, N. Kim, D. Jeong, and W. Kim, "A 20-GHz phase-locked loop for 40-Gb/s serializing transmitter in $0.13-{\mu}m$ CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 899-908, Apr. 2006. crossref(new window)

5.
Youn-Gui Song, Young-Shig Choi and Ji-Goo Ryu, "A phase locked loop with resistance and capacitance scaling scheme," IEEK SD, vol. 46, no. 4, pp. 37-44, April 2009.

6.
Pang-Jung Liu, Chih-Yao Hsu and Yi-Hsiang Chang, "Techniques of Dual-Path Error Amplifier and Capacitor Multiplier for On-Chip Compensation and Soft-Start Function," IEEE Transactions on power electronics, vol. 30, no. 3, pp. 1403-1410, March 2015. crossref(new window)

7.
Salvatore Pennisi, "High accuracy CMOS capacitance multiplier," Electronics, Circuits and Systems,2002, 9th International Conference on, vol. 1, pp. 389-392, 2002.

8.
Pengfei Liao, Ping Luo, Weizhong Chen, Bo Zhang, "Embedded Advanced Capacitor Multiplier Compensation for Two-stage Amplifier with Large Capacitive Loads," Communications, Circuits and Systems (ICCCAS), vol. 2, pp. 362-365, November 2013.