Advanced SearchSearch Tips
Fully-Parallel Architecture for 1.4 Gbps Non-Binary LDPC Codes Decoder
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Fully-Parallel Architecture for 1.4 Gbps Non-Binary LDPC Codes Decoder
Choi, Injun; Kim, Ji-Hoon;
  PDF(new window)
This paper presents the high-throughput fully-parallel architecture for GF(64) (160,80) regular (2,4) non-binary LDPC (NB-LDPC) codes decoder based on the extended min sum algorithm. We exploit the NB-LDPC code that features a very low check node and variable node degree to reduce the complexity of decoder. This paper designs the fully-parallel architecture and allows the interleaving check node and variable node to increase the throughput of the decoder. We further improve the throughput by the proposed early sorting to reduce the latency of the check node operation. The proposed decoder has the latency of 37 cycles in the one decoding iteration and achieves a high throughput of 1402Mbps at 625MHz.
Non-binary LDPC code;Extended min-sum algorithm;Fully-parallel architecture;High-throughput;
 Cited by
T. J. Richardson, M. A. Shokrollahi, and R. L. Urbanke, "Design of capacity-approaching low-density parity check codes", IEEE Trans. Inf. Theory, vol. 47, pp. 619-637, Feb. 2001 crossref(new window)

M. C. Davey and D. MacKay, "Low-density parity check codes over GF(q)", IEEE Commun. Lett., vol. 2, no. 6, pp. 165-167, Jun. 1998. crossref(new window)

L. Barnault and D. Declercq, "Fast decoding algorithm for LDPC over GF($q^2$)", in Proc. IEEE Inf. Theory Workshop, pp. 70-73, Mar. 2003

H. Wymeersch, H. Steendam, and M. Moeneclaey, "Log-domain decoding of LDPC codes over GF(q)", in Proc. IEEE Int. Conf. Commun., vol. 2, pp. 772-776, Jun. 2004

D. Declercq and M. Fossorier, "Decoding algorithms for nonbinary LDPC codes over GF(q)", IEEE Trans. Commun., vol. 55, no. 4, pp. 633-643, Apr. 2007. crossref(new window)

V. Savin, "Min-max decoding for non binary LDPC codes", in Proc. IEEE Int. Symp. Inf. Theory, pp. 960-964, Jul. 2008

X. Chen and C.-L. Wang, "High-throughput efficient non-binary LDPC decoder based on the simplified min-sum algorithm, IEEE Trans". Circuits Systems I: Regular Papers, vol. 59, no. 11, pp.2784 -2794, Nov. 2012 crossref(new window)

E. Li, K. Gunnam, and D. Declercq, "Trellis based extended min-sum for decoding nonbinary LDPC codes", in Proc. 8th Int. Symp. Wireless Commun. Syst. (ISWCS, pp. 46-50), Nov. 2011

C. Poulliat, M. Fossorier and D. Declercq, "Design of regular (2,$d_c$)-LDPC codes over GF(q) using their binary images", vol. 56, no. 10, pp.1626-1635, Oct. 2008 crossref(new window)

A. Venkiah, D. Declercq and C. Poulliat, "Design of Cages with a Randomized Progressive Edge-Growth Algorithm", in IEEE Commun. Letters, vol. 12, pp. 1-3, Apr. 2008. crossref(new window)

A. Voicila, D. Declercq, F. Verdier, M. Fossorier and P. Urard, "Low-complexity decoding for non-binary LDPC codes in high order fields", IEEE Trans. Commun., vol. 58, no. 5, pp. 1365-1375 May 2010 crossref(new window)

E. Boutillon and L. Conde-Canencia, "Bubble check: A simplified algorithm for elementary check node processing in extended min-sum non-binary LDPC decoders", IEEE Electron. Lett., vol. 46, no. 9, pp.633-634, Apr. 2010. crossref(new window)

Y. Jung, Y. Jung, S. Lee, and J. Kim, "8.1 Gbps High-Throughput and Multi-Mode QC-LDPC Decoder based on Fully Parallel Structure", Journal of The Institute of Electronics Engineers of Korea, vol. 50, no. 10, pp. 78-89, Oct. 2013

J. Park, S. Lee, K. Chung, S. Cho, J. Ha, and Y. Song, "A Memory-efficient Partially Parallel LDPC Decoder for CMMB Standard", The Institute of Electronics Engineers of Korea - Semiconductor and Devices vol. 48, no. 1, pp. 22-30, jan. 2011

Y. S. Park, Y. Tao and Z. Zhang, "A fully parallel nonbinary LDPC decoder with fine-grained dynamic clock gating", IEEE J. Solid-State Circuits, vol. 50, no. 2, pp.464-475, Feb. 2015 crossref(new window)

J.O. Lacruz, F.G. Herrero, J. Valls and D. Declercq, "One Minimum Only Trellis Decoder for Non-Binary Low-Density Parity-Check Codes", IEEE Trans. Circuits Systems I: Regular Papers, vol. 62, no. 1, pp. 177-184, Jan. 2015. crossref(new window)