Advanced SearchSearch Tips
Dual-Mode Reference-less Clock Data Recovery Algorithm
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Dual-Mode Reference-less Clock Data Recovery Algorithm
Kwon, Ki-Won; Jin, Ja-Hoon; Chun, Jung-Hoon;
  PDF(new window)
This paper describes a dual-mode reference-less CDR(Clock Data Recovery) operating at full / half-rate and its operation algorithm. Proposed reference-less CDR consists of a frequency detector, a phase detector, a charge pump, a loop filter, a voltage controlled oscillator, and a digital block. The frequency and phase detectors operate at both full / half-rate for dual-mode operation and especially the frequency detector is capable of detecting the difference between data rate and clock frequency in the dead zone of general frequency detectors. Dual-mode reference-less CDR with the proposed algorithm can recover the data and clock within 1.2-1.3 us and operates reliably at both full-rate (2.7 Gb/s) and half-rate (5.4 Gb/s) with 0.5-UI input jitter.
Clock and Data Recovery;Reference-less CDR;Dual-mode;Dead zone;Frequency detector;
 Cited by
Mingpu Xie, Jie Wu, Jie Zhang., "Clock data recovery based on delay chain for medium data rate transmission", IReal Time Conference, 2009. RT '09. 16th IEEE-NPSS, Beijing, pp. 137-140, May 2009.

Namik Kocaman et al., "An 8.5-11.5-Gbps SONET Transceiver With Reference-less Frequency Acquisition", IEEE Journal of Solid-State-Circuits, Vol. 48, no. 8, pp. 1875-1884, July 2013. crossref(new window)

S. K. Lee et al., "A 650 Mb/s-to-8 Gb/s reference-less CDR circuit with automatic acquisition of data rate," Solid-State Circuits Conference - Digest of Technical Papers, ISSCC 2009. IEEE International, pp. 184-185, 185a, San Francisco, CA, February 2009.

J. Song, "A 1.62 Gb/s-2.7 Gb/s Reference-less Transceiver for DisplayPort v1.1a With Weighted Phase and Frequency Detection," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, issue 2, pp. 268-278, February 2013. crossref(new window)

M. H. Perrott, Y. Huang et al., "A 2.5-Gb/s Multi-Rate 0.25-um CMOS Clock and Data Recovery Circuit Utilizing a Hybrid Analog / Digital Loop Filter and All-Digital Reference-less Frequency Acquisition," IEEE Journal of Solid -State Circuits, Vol. 41, no. 12, December 2006.

M. S. Jalali, R. Shivnaraine, "An 8mW frequency detector for 10 Gb/s half-rate CDR using clock phase selection," Custom Integrated Circuits Conference (CICC), pp. 1-8, San Jose, CA, September 2013.

Jafar Savoj et al., "A 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector", IEEE Journal of SolidState-Circuits, Vol. 36, no. 5, May 2001.

Takahiro Nakamura, Toru Masuda et al., "A Wide-tuning-range VCO with Small VCO-gain Fluctuation for Multi-band W-CDMA RFIC", Solid-State-Circuits Conference, pp. 448-451, Montreux, September 2006.

Perrott, M. H., "CppSim system simulator package,"