JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Design and Implementation of Low-power Neuromodulation S/W based on MSP430
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Design and Implementation of Low-power Neuromodulation S/W based on MSP430
Hong, Sangpyo; Quan, Cheng-Hao; Shim, Hyun-Min; Lee, Sangmin;
  PDF(new window)
 Abstract
A power-efficient neuromodulator is needed for implantable systems. In spite of their stimulation signal`s simplicity of wave shape and waiting time of MCU(micro controller unit) much longer than execution time, there is no consideration for low-power design. In this paper, we propose a novel of low-power algorithm based on the characteristics of stimulation signals. Then, we designed and implement a neuromodulation software that we call NMS(neuro modulation simulation). In order to implement low-power algorithm, first, we analyze running time of every function in existing NMS. Then, we calculate execution time and waiting time for these functions. Subsequently, we estimate the transition time between active mode (AM) and low-power mode (LPM). By using these results, we redesign the architecture of NMS in the proposed low-power algorithm: a stimulation signal divided into a number of segments by using characteristics of the signal from which AM or LPM segments are defined for determining the MCU power reduces to turn off or not. Our experimental results indicate that NMS with low-power algorithm reducing current consumption of MCU by 76.31 percent compared to NMS without low-power algorithm.
 Keywords
MSP430;LPM(low-power mode);
 Language
Korean
 Cited by
 References
1.
Jae Ha Hwang, Sun Ha Paek, Beom Seok Jeon, "Deep brain stimulation: mechanism, surgical procedure, and clinical applications", J Korean Med Assoc, Vol. 56, no. 8, pp. 695-701, August 2013. crossref(new window)

2.
Yun-Hee Kim, "Noninvasive brain stimulation: repetitve transcranial magnetic stimulation and transcranial direct current stimulation", J Korean Med Assoc, Vol. 56, no. 1, pp. 30-37, January 2013. crossref(new window)

3.
Yu-Ri Kwon, Gwang-Moon Eom, Sang-Hun Park, Ji-Won kim, Min-Jik Kim, Hye-Mi Lee, Ji-Wan jang, and Seong-Beom Koh, "Quantification of the Effect of Medication and Deep Brain Stimulation on Parkinsonian Rigidity", J. Korean Soc. Precis. Eng, Vol. 30, no. 5, pp. 559-563, May 2013. crossref(new window)

4.
Mark B. Shapiro, David E. Vaillancourt, Moly M. Sturman, Leo Verhagen Metman, Roy A. E. Bakay, and Daniel M. Corcos, "Effects of STN DBS on Rigidity in Parkinson's Disease", IEEE Trans Neural Syst Rehabil Eng, Vol. 15, no. 2, pp. 173-181, January 2007. crossref(new window)

5.
Joel S. Perlmutter and Jonathan W. Mink, "Deep Brain Stimulation", Annual Review of Neuroscience, Vol. 29. pp. 229-257, July 2006. crossref(new window)

6.
Michael S. Okun, Pamela R. Zeilman, "Parkinsons's Disease : Guide to Deep Brain Stimulation Therapy", NATIONAL PARKINSON FOUNDATION, pp. 40, 2014

7.
S. Q. LEE, W. S. Youm, G. Hwang, "Wireless Power Transfer Technology for Implantable Medical Device", Elecronics and Telecommunications Trends, Vol. 28, no. 5. pp. 72-82. October 2013.

8.
J. -Y. Tsai, K. -H. Huang, J. -R. Wang, S.-I. Liu, P.-C. Li, "Ultrasonic Wireless Power and Data Communication for Neural Stimulation", IEEE International Ultrasonics Symposium Proceedings, pp. 1052-1055, Orlando, FL, U.S.A, October, 2011.

9.
F. sill, F. Grassert, D. timmermann, "Low power gate-level design with mixed-Vth (MVT) techniques", Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design, pp. 278-282, Porto de Galinhas, Pernambuco, Brazil, Sept, 2004.

10.
C.X. Huang, B. Zhang, An-Chang Deng, and B. Swirski. "The design and implementation of PowerMill", Proceedings. 1955 International Symposium on Low Power Design. pp. 105-108, 1995.

11.
T. Sato, M. NagamAtsu, and H. Tago. "Power and performance simulator : ESP and its application for 100MIPS/W class RISC design" in Proc. Symp. Low Power Electron. pp. 46-47, San Diego, Oct 1994.

12.
T. Sato, Y. Ootaguro, M. NagamAtsu, and H. Tago, "Evaluation of architecture-level power estimation for CMOS RISC processors", in Proc. Symp. Low Power Electron, pp. 44-45, San Jose, CA, Oct 1995.

13.
Heungsik Eom, Keonwook Kim, "Study of Instruction-level Current Consumption Modeling and Optimization for Low Power Microcontroller", IEIE, vol. 43, no 5, pp.1-7, Sep 2006.

14.
Yoon-Gu kim, Yong-Jin Jeong, "Low Power Design of Filter Based Face Detection Hardware", IEIE, Vol. 45, no 6, pp.89-95, Jun 2008.

15.
Moonju Park, "Limiting CPU Frequency Scaling Considering Main Memory Accesses", KIISE Transactions on Computing Practices, Vol. 20, no. 9, pp.483-491, Sep 2014. crossref(new window)

16.
Wentai Liu, Kasin Vichienchom, Mark Clements, Stephen C. DeMarco, Chris Hughes, Elliot McGucken, Mark S. Humayun, Eugene de Juan, James D. Weiland, "A Neuro-Stimulus Chip with Telemetry Unit for Retinal Prosthetic Device", IEEE Jounals of Solid-State Circuits, Vol. 35. no 10, pp. 1487-1497, October 2010.

17.
S. P. Hong, C. H. Quan, H. M. Shim, K. T. Kim, K. S. Kim, K. S. Yoon and S. M. Lee, "Design and Implementation of Neuromodulation S/W based on MSP430", Resko proceeding, pp.114-120, ilsan kintex, korea, Sep 2015.