Design of a DI model-based Content Addressable Memory for Asynchronous Cache Battogtokh, Jigjidsuren; Cho, Kyoung-Rok;
This paper presents a novel approach in the design of a CAM for an asynchronous cache. The architecture of cache mainly consists of four units: control logics, content addressable memory, completion signal logic units and instruction memory. The pseudo-DCVSL is useful to make a completion signal which is a reference for handshake control. The proposed CAM is a very simple extension of the basic circuitry that makes a completion signal based on DI model. The cache has 2.75KB CAM for 8KB instruction memory. We designed and simulated the proposed asynchronous cache including CAM. The results show that the cache hit ratio is up to 95% based on pseudo-LRU replacement policy.
R.E. Aly, B.R. Nallamilli, M.A. Bayoumi, " Variable-way set associative cache design for embedded system applications," Circuits and Systems MWSCAS, Vol.3, Dec. 2003, pp.1435-1438.
V. Chaudhary, T.-H. Chen, F. Sheerin, L.T. Clark, "Critical race-free low-power nand match line content addressable memory tagged cache memory," Computers and Digital Techniques, IET, Vol.2, Jan. 2008, pp.40-44.
Kuo-Hsing Cheng, Chia-Hung Wei, Shu-Yu Jiang, "Static divided word matching line for low-power content addressable memory design," Circuits and Systems ISCAS, Vol.2, May. 2004, pp.929-632.
J.G. Delgado-Frias, A. Yu, J. Nyathi, "A dynamic content addressable memory using a 4-transistor cell," Design of Mixed-Mode Integrated Circuits and Applications, Vol.2, Aug. 1999, pp.110-113.
T. Kumaki, Y. Kouno, M. Ishizaki, T. Koide, H.J Mattausch, "Application of Multi-ported CAM for Parallel Coding," Circuits and Systems APCCAS, Vol.3, Dec. 2006, pp.1859-1862.