JOURNAL BROWSE
Search
Advanced SearchSearch Tips
A Novel High Performance Scan Architecture with Dmuxed Scan Flip-Flop (DSF) for Low Shift Power Scan Testing
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
A Novel High Performance Scan Architecture with Dmuxed Scan Flip-Flop (DSF) for Low Shift Power Scan Testing
Kim, Jung-Tae; Kim, In-Soo; Lee, Keon-Ho; Kim, Yong-Hyun; Baek, Chul-Ki; Lee, Kyu-Taek; Min, Hyoung-Bok;
  PDF(new window)
 Abstract
Power dissipation during scan testing is becoming an important concern as design sizes and gate densities increase. The high switching activity of combinational circuits is an unnecessary operation in scan shift mode. In this paper, we present a novel architecture to reduce test power dissipation in combinational logic by blocking signal transitions at the logic inputs during scan shifting. We propose a unique architecture that uses dmuxed scan flip-flop (DSF) and transmission gate as an alternative to muxed scan flip-flop. The proposed method does not have problems with auto test pattern generation (ATPG) techniques such as test application time and computational complexity. Moreover, our elegant method improves performance degradation and large overhead in terms of area with blocking logic techniques. Experimental results on ITC99 benchmarks show that the proposed architecture can achieve an average improvement of 30.31% in switching activity compared to conventional scan methods. Additionally, the results of simulation with DSF indicate that the powerdelay product (PDP) and area overhead are improved by 28.9% and 15.6%, respectively, compared to existing blocking logic method.
 Keywords
Low power testing;power dissipation;scan flip-flop;shift mode;switching activity;
 Language
English
 Cited by
 References
1.
Laung-Temg Wang, Cheng-Wen Wu, and Xiaoqing Wen, ' VLSI Test Principles and Architecture, Design For Testability,' Elsevier lnc., 2006

2.
Patrick Girad, ' Survey of Low-Power Testing of VLSI Circuits,' IEEE Design & Test of Computers, vol. 19, no. 3, pp. 82-92, 2002 crossref(new window)

3.
Insoo Kim, and Hyoung Bok Min, ' Scan Cell Grouping Algorithm for Low Power Design,' Journal of Electrical Engineering & Technology, vol. 3, no. 1, pp. 130-134, 2008 crossref(new window)

4.
Xiaoqing Wen, Yoshiyuki Yamashita, Seiji Kajihara, Laung-TIemg Wang, Kewal K. Saluja,and Kozo Kinoshita, 'On Low-Capture-Power Test Generation for Scan Testing,' Proceedings of the 23rd IEEE VLSI Test Symposium (VTS '05), 2005

5.
Elif Alpaslan, Yu Huang, Xijiang Lin, Wu-Tung Cheng, and Jennifer Dworak, 'Reducing Scan Shift Power at RTL,' IEEE VLSI Test Symposium, pp. 139-146, April 2008

6.
Ozgur Sinanoglu, Ismet Bayraktaroglu, and Alex Orailoglu, ' Scan Power Reduction Through Test Data Transition Frequency Analysis,' in Proc. IEEE lnternational Test Conference, pp. 844-850, 2002

7.
Farid N. Najm,' Transition density: A new measure of activity in digital circuits,' IEEE Trans. ComputerAided Design of Lntegrated Cirucits and Systems, vol. 12, no. 2, pp. 310-323, February 1993 crossref(new window)

8.
Konstantinos I. Diamantaras, and Niraj K. Jha, 'A new transition count method for testing of logic circuits,' IEEE Trans. Computer-Aided Design, vol. 10, no. 3, pp. 407-410, March 1991 crossref(new window)

9.
Tsung-Chu Huang, and Kuen-Jong Lee, ' Reduction of Power Consumption in Scan-Based Circuits during Test Application by an Input Control Technique,' IEEE Trans. Computer-Aided Design of lntegrated Circuits and Systems, vol. 20, no. 7, pp. 911-917, July 2001 crossref(new window)

10.
Neil H. E. Weste, and David Harris, 'CMOS VLSI Design, Power Dissipation,' Addison Wesley, 2005

11.
Richard M. Chou, Kewal K. Saluja, and Vishwani D. Agrawal, ' Scheduling Tests for VLSI Systems Under Power Constraints,' IEEE trans. on VLSI Systems, vol. 5, no. 6, pp. 175-185, 1997 crossref(new window)

12.
Seongmoon Wang, and Sandeep K. Gupta, 'ATPG for Heat Dissipation Minimization During Test Application,' IEEE trans. on Computers, vol. 47, no. 2, pp. 256-262, 1997 crossref(new window)

13.
Kenneth M. Butler, et al., ' Minimizing Power Consumption in Scan Testing: Pattem Generation and DFT Techniquεs,' in Proc. IEEE lnternational Test Conference, pp. 355-364, 2004

14.
Y. Bonhomme, et al., ' Power Driven Chaining of Flip-Flops in Scan Architectures,' in Proc. IEEE lnternational Test Conference, pp. 796-803, 2002

15.
Ozgur Sinanoglu, and Alex Orailoglu, ' Scan Power Minimization Through Stimulus and Response Transformations,' Proc. Design Automation and Test in Europe, pp. 404-409, 2004

16.
Takaki Yoshida, and Masafumi Watati, 'A New Approach for Low Power Scan TIεsting,' in Proc. IEEE lnternational Test Conference, pp. 480-487, 2003

17.
Xiaodong Zhang, and Kaushik Roy, 'Power Reduction in Test-Per-Scan BIST,' lnterηationalOn Line Testing Workshop, pp. 133-138, 2000

18.
Insoo Kim, and Hyoung Bok Min, 'A Low Power Scan Design Architecture,' Trans. Korean lnstitute of Electrical Engineers, vol. 54D, no. 7, pp. 458-461, July 2005

19.
Fulvio Como, Matteo Sonza Reorda, and Giovanni Squillero, ' RT-Level ITC 99 Benchmarks and First ATPG Res띠ts,' IEEE Design & Test of Computers, pp. 44-53, July-August 2000