JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Design Optimization of Silicon-based Junctionless Fin-type Field-Effect Transistors for Low Standby Power Technology
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Design Optimization of Silicon-based Junctionless Fin-type Field-Effect Transistors for Low Standby Power Technology
Seo, Jae Hwa; Yuan, Heng; Kang, In Man;
  PDF(new window)
 Abstract
Recently, the junctionless (JL) transistors realized by a single-type doping process have attracted attention instead of the conventional metal-oxide-semiconductor field-effect transistors (MOSFET). The JL transistor can overcome MOSFET`s problems such as the thermal budget and short-channel effect. Thus, the JL transistor is considered as great alternative device for a next generation low standby power silicon system. In this paper, the JL FinFET was simulated with a three dimensional (3D) technology computer-aided design (TCAD) simulator and optimized for DC characteristics according to device dimension and doping concentration. The design variables were the fin width (), fin height (), and doping concentration (). After the optimization of DC characteristics, RF characteristics of JL FinFET were also extracted.
 Keywords
Junctionless;FinFET;Radio frequency;TCAD;
 Language
English
 Cited by
1.
Impact of Fin Width Scaling on RF/Analog Performance of Junctionless Accumulation-Mode Bulk FinFET, ACM Journal on Emerging Technologies in Computing Systems, 2016, 12, 4, 1  crossref(new windwow)
 References
1.
Hong Xiao, Introduction to Semiconductor Manufacturing Technology, Prentice Hall, New Jersey, 2001, pp. 150-157.

2.
Chenming Hu, "Device challenges and opportunities," in Proceeding of 2004 VLSI Symp. Tech. Dig, Hsinchu, Taiwan, June 2004.

3.
Yuan Taur and Tak H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, New York, 1998, pp. 164-167.

4.
Yiming Li, Chih-Hong Hwang, Tien-Yeh Li, Ming-Hung Han, "Process-Variation Effect, Metal-Gate Work-Function Fluctuation, and Random-Dopant Fluctuation in Emerging CMOS Technologies," IEEE Trans. on Electron Devices, Vol. 57, No. 2, pp.437-447, Fab. 2010. crossref(new window)

5.
Jean-Pierre Colinge, Chi-Woo Lee, Aryan Afzalian, Nima Dehdashti Akhavan, Ran Yan, Isabelle Ferain, Pedram Razavi, Brendan O'Neill, Alan Blake, Mary White, Anne-Marie Kelleher, Brendan McCarthy and Richard Murphy, "Nanowire transistors without junctions," Nature Nanotechnology, Vol. 5, No. 3, pp. 225-229, Mar. 2010. crossref(new window)

6.
Chi-Woo Lee, Aryan Afzalian, Nima Dehdashti Akhavan, Ran Yan, Isabelle Ferain, and Jean-Pierre Colinge, "Junctionless multigate field-effect transistor," Appl. Phys. Lett., Vol. 94, 053511, 2009. crossref(new window)

7.
Chi-Woo Lee, Adrien Borne, Isabelle Ferain, Aryan Afzalian, Ran Yan, Nima Dehdashti Akhavan, Pedram Razavi, and Jean-Pierre Colinge, "High-Temperature Performance of Silicon Junctionless MOSFETs," IEEE Trans. on Electron Devices, Vol. 57, No. 3, pp. 620-625, Mar. 2010. crossref(new window)

8.
Rodrigo Trevisoli Doria, Marcelo Antonio Pavanello, Renan Doria Trevisoli, Michelly de Souza, Chi-Woo Lee, Isabelle Ferain, Nima Dehdashti Akhavan, Ran Yan, Pedram Razavi, Ran Yu, Abhinav Kranti, and Jean-Pierre Colinge, "Junctionless Multiple-Gate Transistors for Analog Applications," IEEE Trans. on Electron Devices, Vol. 58, No. 8, pp. 2511-2519, Aug. 2011. crossref(new window)

9.
Chi-Woo Lee, Alexei N. Nazarov, Isabelle Ferain, Nima Dehdashti Akhavan, Ran Yan, Pedram Razavi, Ran Yu, Rodrigo T. Doria, and Jean-Pierre Colinge, "Low subthreshold slope in junctionless multigate transistors," Appl. Phys. Lett., Vol. 96, 102106, 2010. crossref(new window)

10.
Lida Ansari, Baruch Feldman, Giorgos Fagas, Jean-Pierre Colinge, and James C. Greer, "Simulation of junctionless Si nanowire transistors with 3 nm gate length," Appl. Phys. Lett., Vol. 97, 062105, 2010. crossref(new window)

11.
Chi-Woo Lee, Aryan Afzalian, Nima Dehdashti Akhavan, Ran Yan, Isabelle Ferain, and Jean-Pierre Colinge, "Junctionless multigate field-effect transistor," Appl. Phys. Lett., Vol. 94, 053511, 2009. crossref(new window)

12.
SILVACO International, ATLAS User's Manual 2012

13.
2012 International Technology Roadmap for Semiconductors (ITRS), Online Link available at http://www.itrs.net/Links/2012ITRS/Home2012.htm

14.
Ben Streetman and Sanjay Banerjee, Solid State Electronic Devices, Prentice Hall, New York, 2006, pp. 144-315.

15.
Y. Tsividis, Operation and Modeling of the MOS Transistor, Oxford Univ. Press, New York, 1999, pp. 467-491.

16.
J.-P. Colinge, Silicon-On-Insulator Technology : Materials to VLSI, Springer, New York, 2004.