Advanced SearchSearch Tips
An Analytical Modeling and Simulation of Dual Material Double Gate Tunnel Field Effect Transistor for Low Power Applications
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
An Analytical Modeling and Simulation of Dual Material Double Gate Tunnel Field Effect Transistor for Low Power Applications
Arun Samuel, T.S.; Balamurugan, N.B.;
  PDF(new window)
In this paper, a new two dimensional (2D) analytical modeling and simulation for a Dual Material Double Gate tunnel field effect transistor (DMDG TFET) is proposed. The Parabolic approximation technique is used to solve the 2-D Poisson equation with suitable boundary conditions and analytical expressions for surface potential and electric field are derived. This electric field distribution is further used to calculate the tunnelling generation rate and thus we numerically extract the tunnelling current. The results show a significant improvement in on-current characteristics while short channel effects are greatly reduced. Effectiveness of the proposed model has been confirmed by comparing the analytical results with the TCAD simulation results.
Tunnel field effect transistor (TFET);Band to band Tunnelling;Poisson equation;Surface potential;Electric field;
 Cited by
Surface Potential and Drain Current Analytical Model of Gate All Around Triple Metal TFET, IEEE Transactions on Electron Devices, 2017, 64, 2, 606  crossref(new windwow)
An Analytical Model for Tunnel Barrier Modulation in Triple Metal Double Gate TFET, IEEE Transactions on Electron Devices, 2015, 62, 7, 2136  crossref(new windwow)
Analytical drain current formulation for gate dielectric engineered dual material gate-gate all around-tunneling field effect transistor, Japanese Journal of Applied Physics, 2015, 54, 9, 094202  crossref(new windwow)
Influence of gate and channel engineering on multigate MOSFETs-A review, Microelectronics Journal, 2017, 66, 136  crossref(new windwow)
Compact 2D modeling and drain current performance analysis of a work function engineered double gate tunnel field effect transistor, Journal of Computational Electronics, 2016, 15, 1, 104  crossref(new windwow)
Ramanathan Gandhi, Zhixian Chen, Navab Singh, "Vertical Si-Nanowire n-Type Tunneling FETs With Low Subthreshold Swing (${\leq}50mV$/decade) at Room Temperature" IEEE Electron Device Lett., Vol. 32, No. 4, pp.437-439, Apr. 2011 crossref(new window)

Abhijit Mallik, Avik Chattopadhyay, "The Impact of Fringing Field on the Device Performance of a p-Channel Tunnel Field-Effect Transistor With a High-${\kappa}$ Gate Dielectric", IEEE Trans. Electron Devices, Vol. 59, No. 2, pp.277-282, Feb.2012 crossref(new window)

Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices. Cambridge, U.K.: Cambridge Univ. Press, 1998.

W. Y. Choi, B.-G. Park, J. D. Lee, and T.-J. K. Liu, "Tunneling field-effecttransistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," IEEE Electron Device Lett., Vol. 28, No. 8, pp. 743-745, Aug. 2007. crossref(new window)

K. Gopalakrishnan, P.B.Griffin, and J.D.Plummer, "Impact ionization MOS (I-MOS) - Part I: Device and circuit simulations," IEEE Trans. Electron Devices, Vol. 52, No. 1, pp. 69-76, Jan. 2005. crossref(new window)

Han-Ping Chen, Vincent C. Lee and Atsushi Ohoka, "Modeling and Design of Ferroelectric MOSFETs", IEEE Trans. Electron Devices, Vol. 58, No. 8, pp. 2401-2405, Aug.2011. crossref(new window)

R. Asra, M. Shrivastava, K. V. R. M. Murali, R. K. Pandey, H. Gossner, and V. R. Rao, "A tunnel FET for VDD scaling below 0.6V with a CMOS comparable performance," IEEE Trans. Electron Devices, Vol. 58, No. 7, pp. 1855-1863, Jul. 2011. crossref(new window)

A. Seabaugh and Q. Zhang, "Low-voltage tunnel transistors for beyond cmos logic," Proceedings of the IEEE, Vol. 98, No. 12, pp.2095-2110, Dec. 2010. crossref(new window)

T.S. Arun Samuel, N.B. Balamurugana, S. Bhuvaneswari, D. Sharmilaa & K. Padmapriyaa, "Analytical modelling and simulation of single-gate SOI TFET for low-power applications" International Journal of Electronics, Published online on July.2013. DOI:10.1080/00207217.2013.796544 crossref(new window)

Anne S. Verhulst, William G. Vandenberghe, Karen Maex, and Guido Groeseneken, "Tunnel field-effect transistor without gate-drain overlap", Applied Physics Lett., Vol. 91, No. 5, pp. 053102-053105, Jul. 2007. crossref(new window)

Q. Zhang, W. Zhao, and A. Seabaugh, "Low-subthreshold-swing tunnel transistors," IEEE Electron Device Lett., Vol. 27, No. 4, pp. 297-300, Apr. 2006. crossref(new window)

J. Appenzeller, Y.-M. Lin, J. Knoch, and P. Avouris, "Band-to-band tunneling in carbon nanotube field-effect transistors," Phys. Rev. Lett., Vol.93, No.19, pp.196, Nov. 2004.

K. K. Bhuwalka, J. Schulze, and I. Eisele, "Scaling the vertical tunnel FET with tunnel band gap modulation and gate work function engineering," IEEE Trans. Electron Devices, Vol. 52, No. 5, pp. 909-917, May.2005. crossref(new window)

L. Wang, E. Yu, Y. Taur and P. Asbeck, "Design of tunneling field effect transistors based on staggered hetero junctions for ultra low power applications," IEEE Electron Device Lett., Vol. 31, No. 5, pp- 431-433, May.2010. crossref(new window)

O. M. Nayfeh, C. N. Chleirigh, J. Hennessy, L. Gomez, J. L. Hoyt and D. A. Antoniadis, "Design of Tunneling Field-Effect Transisitors Using Strained-Silicon/Strained-Germanium Type-II Staggered Heterojunctions," IEEE Electron Device Lett., Vol. 29, No. 9, pp- 1074-1077, Sep. 2008. crossref(new window)

J. Appenzeller, Y. M. Lin, J. Knoch, Z. H. Chen, and P. Avouris, "Comparing carbon nanotube transistors - The ideal choice: A novel tunneling device design," IEEE Trans. Electron Devices, Vol. 52, No. 12, pp. 2568-2576, Dec. 2005. crossref(new window)

K. Boucart and A. M. Ionescu, "Double-gate tunnel FET with high- k gate dielectric," IEEE Trans. Electron Devices, Vol. 54, No. 7, pp. 1725-1733, Jul. 2007. crossref(new window)

Sneh Saurabh and M. Jagadesh Kumar, "Novel Attributes of a Dual Material Gate Nanoscale Tunnel Field-Effect Transistor," IEEE Trans. Electron Devices, Vol. 58, No. 2, pp. 404-410, Feb. 2011. crossref(new window)

Bardon MG, Neves HP, Puers R, and Hoof CV, Pseudo-two-dimensional model for double-gate tunnel FETs considering the junctions depletion regions," IEEE Trans. Electron Devices, Vol.57, No.4, pp. 827-34, Apr.2010. crossref(new window)

A. S. Verhulst, W. G. Vandenberghe, K. Maex, and G. Groeseneken, "Boosting the on-current of a n-channel nanowire tunnel field-effect transistor by source material optimization," Journal of Applied Physics, Vol. 104, No. 6 pp. 064 514-1,Sep. 2008. crossref(new window)

Min jin Lee,"Analytical Model of a single-gate silicon-on-insulator (SOI) tunneling field-effect transistors (TFETs)," Solid-State Electronics, Vol. 63, pp. 110-114, Sep. 2011. crossref(new window)

Rakhi Narang, Manoj Saxena, R. S. Gupta, and Mridula Gupta, "Assessment of ambipolar behaviour of a tunnel FET and Influence of Structural Modifications" Journal of Semiconductor Technology and Science, Vol.12, No.4, pp.482-491, Dec.2012. crossref(new window)

E.O. Kane, "Zener tunneling in semiconductors," J.Phys. Chem. Solides, Vol.12, No.2, pp 181-188, Jan. 1960. crossref(new window)

E.O. Kane, "Theory of tunneling," J. Appl. Phys., Vol. 32, No. 1, pp. 83-91, Jan.1961. crossref(new window)

Sentaurus Device User Guide, Synopsys Inc., Version D-2010.03.