JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Optimization and Characterization of Gate Electrode Dependent Flicker Noise in Silicon Nanowire Transistors
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Optimization and Characterization of Gate Electrode Dependent Flicker Noise in Silicon Nanowire Transistors
Anandan, P.; Mohankumar, N.;
  PDF(new window)
 Abstract
The low frequency noise in Silicon Nanowire Field Effect Transistors is analyzed by characterizing the gate electrode dependence on various geometrical parameters. It shows that gate electrodes have a strong impact in the flicker noise of Silicon Nanowire Field effect transistors. Optimization of gate electrode was done by comparing different performance metrics such a DIBL, SS, and fringing capacitance using TCAD simulations. Molybdenum based gate electrode showed significant improvement in terms of high drive current, Low DIBL and high . The noise power sepctral density is reduced by characterizing the device at higher frequencies. Silicon Nanowire with Si3N4 spacer decreases the drain current spectral density which interms reduces the fringing fields there by decreasing the flicker noise.
 Keywords
Flicker noise;Silicon nanowire;Power spectral density;
 Language
English
 Cited by
1.
Electrical Characteristics of Enhancement-Mode n-Channel Vertical GaN MOSFETs and the Effects of Sidewall Slope,;;;;;;;

Journal of Electrical Engineering and Technology, 2015. vol.10. 3, pp.1131-1137 crossref(new window)
1.
Electrical Characteristics of Enhancement-Mode n-Channel Vertical GaN MOSFETs and the Effects of Sidewall Slope, Journal of Electrical Engineering and Technology, 2015, 10, 3, 1131  crossref(new windwow)
 References
1.
Muller, M., Bidaud, M., Boeuf, F., Halimaoui, A., Lenoble, D., Ralla, R., and Skotnicki, T.: 'Advanced junction engineering for 60nm-CMOS transistors'. Proc. ESSDERC 2002, Firenze, Italy, Sept. 2002, pp. 315-318.

2.
Burghartz, J. N.: 'Status and trends of silicon RF technology', Microelectronics Reliability, 2001, 41, pp. 13-19. crossref(new window)

3.
Deleonibus, S.: 'Alternative CMOS or alternative to CMOS?', Microelectronics Reliability, 2001, 41, pp. 3-12. crossref(new window)

4.
Frank, D. J., and Taur, Y.: 'Design considerations for CMOS near the limits of scaling', Solid-State Electronics, 2002, 46, pp. 315-320. crossref(new window)

5.
Risch, L. 'The end of the CMOS roadmap - new landscape beyond', Material Science Engineering, 2002, 19, pp. 363-368. crossref(new window)

6.
Hajimi, A., and Lee, T. H.: 'A general theory of phase noisein electrical oscillators', IEEE Journal of Solid-State Circuits, 1998, 33, pp. 179-194. crossref(new window)

7.
Da Rold, M., Simoen, E., Mertens, S., Schaekers, M., Badenes, G., and Decourtere, S.: 'Impact of gate oxidenitridation process on1/f noise in 0.18 mm CMOS', Microelectronics Reliability, 2001, 41, pp. 1933-1938. crossref(new window)

8.
Simoen, E., and Clays, C.: 'On the flicker noise in submicron silicon MOSFETs', Solid-State Electronics, 1999, 43, pp. 865-882. crossref(new window)

9.
Marin, M., AkueAllogo, Y., de Murcia, M., Llinares, P., and Vildeuil, J. -C.: 'Low frequency noise characterization in 0.13 mm p-MOSFETs. Impact of scaled-down 0.25, 0.18 and 0.13mm technologies on 1/f noise', Microelectronics Reliability.

10.
Y. F. Lim, Y. Z. Xiong, N. Singh, R. Yang, and Y. Jiang, "Random telegraph signal noise in gate-all-around Si-FinFET with ultra-narrow body," IEEE Electron Device Letters, vol. 27, no. 9, pp. 765-768, Sep. 2006. crossref(new window)

11.
Z. Jing, R. Wang, R. Huang, Y. Tian, L. Zhang, D. W. Kim, D. Park, and Y. Wang, "Investigation of lowfrequency noise in silicon nanowire MOSFETs," IEEE Electron Device Letters, vol. 30, no. 1, pp. 57-60, Jan. 2009. crossref(new window)

12.
J. Zhuge, R. Wang, R. Huang, Y. Tian, L. Zhang, D. - W. Kim, D. Park, and Y. Wang, "Investigation of lowfrequency noise in silicon nanowire MOSFETs," IEEE Electron Device Letters, vol. 30, no. 1, pp. 57-60, Jan. 2009. crossref(new window)

13.
R. Jayaraman and C. G. Sodini, "A 1/f noise technique to extract theoxide trap density near conduction band edge of silicon," IEEE Transsction Electron Devices, vol. 36, no. 9, pp. 1773-1782, Sep. 1989. crossref(new window)

14.
E. Simoen and C. Claeys, "On the flicker noise in submicron silicon MOSFETs," Solid State Electronics, vol. 43, no. 5, pp. 865-882, May 1999. crossref(new window)

15.
R. -H. Baek, C. -K. Baek, H. -S. Choi, J. -S. Lee, Y. Y. Yeoh, K. H. Yeo, D. -W. Kim, K. Kim, D. M. Kim, and Y. -H. Jeong, "Characterization and modeling of 1/f noise in Si-nanowire FETs: Effects of cylindrical geometry and different processing of oxides," IEEE Transaction Nanotechnology, vol. 10, no. 3, pp. 417-423, May 2011. crossref(new window)

16.
N. Clement, K. Nishiguchi, A. Fujiwara, and D. Vuillaume, "One-byone trap activation in silicon nanowire transistors," Nat. Communication, vol. 1, no. 7, p. 92, Oct. 2010. crossref(new window)

17.
M. Erturk, T. Xia, and W. F. Clark, "Gate voltage dependence of MOSFET 1/f noise statistics," IEEE Transaction Electron Devices, vol. 28, no. 9, pp. 812-814, Sep. 2007. crossref(new window)

18.
G. Ghibaudo and T. Boutchacha, "Electrical noise and RTS fluctuations in advanced CMOS devices," Microelectronics Reliability, vol. 42, no. 4/5, pp. 573-582, Apr. /May 2002. crossref(new window)

19.
Farkhanda Ana, Najeeb-ud-din "Gate Workfunction Engineering for Deep Sub-Micron MOSFET's: Motivation, Features and Challenges" IJECT Vol. 2, Issue 4, Oct. - Dec. 2011.