JOURNAL BROWSE
Search
Advanced SearchSearch Tips
A Study of Field-Ring Design using a Variety of Analysis Method in Insulated Gate Bipolar Transistor (IGBT)
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
A Study of Field-Ring Design using a Variety of Analysis Method in Insulated Gate Bipolar Transistor (IGBT)
Jung, Eun Sik; Kyoung, Sin-Su; Chung, Hunsuk; Kang, Ey Goo;
  PDF(new window)
 Abstract
Power semiconductor devices have been the major backbone for high-power electronic devices. One of important parameters in view of power semiconductor devices often characterize with a high breakdown voltage. Therefore, many efforts have been made, since the development of the Insulated Gate Bipolar Transistor (IGBT), toward having higher level of breakdown voltage, whereby the typical design thereof is focused on the structure using the field ring. In this study, in an attempt to make up more optimized field-ring structure, the characteristics of the field ring were investigated with the use of theoretical arithmetic model and methodologically the design of experiments (DOE). In addition, the IGBT having the field-ring structure was designed via simulation based on the finding from the above, the result of which was also analyzed. Lastly, the current study described the trench field-ring structure taking advantages of trench-etching process having the improved field-ring structure, not as simple as the conventional one. As a result of the simulation, it was found that the improved trench field-ring structure leads to more desirable voltage divider than relying on the conventional field-ring structure.
 Keywords
IGBT;DOE;Field-ring;Trench field-ring structure;
 Language
English
 Cited by
 References
1.
Gourab Majumdar, Tadaharu Minato, "Recent and future IGBT evolution", Power Conversion Conference proceedings, pp. 355-359, 2007.

2.
B. J. Baliga, "Power semiconductor devices", PWS Publishing Company, 1996.

3.
B. Q. Tang, Y. M. Gao, J. S. Luo "The quasi-threedimensional optimum analysis of breakdown voltage of floating field-limiting rings", Solid-Stage Electronics, Vol. 41, No. 11, pp. 1821-1824, 1997. crossref(new window)

4.
S. M. Sze, G. Gibbons, "Effect of junction curvature on breakdown voltage in semiconductors", Solid-State Electronics, Vol. 9, pp. 831-845, 1966. crossref(new window)

5.
S. M. Sze, Kwok. K. Ng, "Physics of semiconductor devices", John Wiley & Sons, 2007.

6.
A. G. Chynoweth, "ionization rates for electrons and holes in silicon", Physical Review, Vol. 109, No. 5, pp. 1537-1540, 1958 crossref(new window)

7.
David C. Sheridan, GuofuNiu, J. Neil Merrett, John D. Cressler, Charles Ellis, Chin-Che Tin, "Design and fabrication of planar guard ring termination for highvoltage SiC diodes", Solid-State Electronics, 44, pp. 1367-1372, 2000 crossref(new window)

8.
G. Charitat et al., "A new junction termination technique for power device : RESURF LDMOS with SIPOS layer", ISPSD'92 Proceedings, pp. 213-216, 1992

9.
J. A. Appels, et al, "Thin layer high-voltage devices (RESURF devices)", philips J. Res., Vol. 35, pp. 1-13, 1980

10.
D Jaume, et al., "High voltage planar devices using field plate and semi-resistive layers", IEEE Trans. Electron Devices, Vol. 38, No. 7, pp. 1681-1684, 1991 crossref(new window)

11.
T. Matsushita, T. Mihara, H. Yamoto, H. Hayashi, M. Okayama, Y. kawana, "Semi-insulating polycrystalline silicon(SIPOS) passivation technology", Jap J. Appl. Phys. Suppl., Vol. 15, pp. 35-40, 1976 crossref(new window)

12.
S. Colak, et al., "Lateral DMOS power transistor design", IEEE Electron Device Letters. Vol. EDL_1, pp. 51-53, 1980

13.
A. W. Ludikhuize, "A versatile 700-1200V IC process for analog and switching applications", IEEE Trans. Electron Devices, Vol. 38, pp. 1582-1589, 1991 crossref(new window)

14.
Jin He, Mansun Chan, Xing Zhang, Yangyuan Wang, "A new analytic method to design multiple floating field limiting rings of power devices", Solid-State Electronics 50, pp. 1375-1381, 2006 crossref(new window)

15.
Dong-Gun Bae, Sang-Koo Chung, "An analytic model of planar junctions with multiple floating field limiting rings", Solid-State Electronics Vol. 42, No. 3, pp. 349-354, 1998 crossref(new window)

16.
Chyn-Yen Chang, C. T. Sune, "An analytic approach for optimal field ring spacing of a diode under punchthrough operation", Electron Device Letters, Vol. EDL_7, No. 1, pp. 35-37, 1986

17.
V. Boisson, M. Le Helley, and J. P. Chante, "Analytical expression for the potential of guard rings of diodes operating in the punchthrough mode", IEEE Transactions on Electron Devices, Vol. ED_32, No. 4, pp. 838-840, 1985

18.
Jin He, Ru Huang, Xing Zhang, Yang Yuan Wang, X.B. Chen, "Analytical model of three-dimensional effect on voltage and edge peak field distributions and optimal space for planar junction with a single field limiting ring", Solid-State Electronics 45, pp.79-85, 2001 crossref(new window)

19.
Han Sin Lee, Yo Han Kim, Ey Goo Kang and Man Young Sung, "Design and Analysis of SiO2/P+ Collector IGBT Applicable to 1700 V High Voltage", ICSE'06 Proceedings, pp. 489-492, 2006

20.
K. R. Davis, R. D. Schrimpf, F. E. Cellier, and K. F. Galloway, "The effect of ionizing radiation on power- MOSFET termination structures", IEEE transaction on nuclear science, Vol. 36. No. 6, pp. 2104-2109, 1989 crossref(new window)

21.
Yo Han Kim, Han Sin Lee, Young Mok Kim, Sin su Kyung, Ey Goo Kang, Man Young Sung, "A New Edge Termination Technique to Improve Voltage Blocking Capability and Reliability of Field Limiting Rings for Power Devices", ICICDT'08 Proceedings, pp. 71-74, 2008