Advanced SearchSearch Tips
An Efficient FPGA based Real-Time Implementation Shunt Active Power Filter for Current Harmonic Elimination and Reactive Power Compensation
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
An Efficient FPGA based Real-Time Implementation Shunt Active Power Filter for Current Harmonic Elimination and Reactive Power Compensation
Charles, S.; Vivekanandan, C.;
  PDF(new window)
This paper proposes a new approach of Field Programmable Gate Array (FPGA) controlled digital implementation of shunt active power filter (SAPF) under steady state and dynamic operations. Typical implementations of SAPF uses microprocessor and digital signal processor (DSP) but it limited for complex algorithm structure, absence of feedback loop delays and their cost can be exceed the benefit they bring. In this paper, the hardware resources of an FPGA are configured and implemented in order to overcome conventional microcontroller or digital signal processor implementations. This proposed FPGA digital implementation scheme has very less execution time and boosts the overall performance of the system. The FPGA controller integrates the entire control algorithm of an SAPF, including synchronous reference frame transformation, phase locked loop, low pass filter and inverter current controller etc. All these required algorithms are implemented with a single all-on chip FPGA module which provides freedom to reconfigure for any other applications. The entire algorithm is coded, processed and simulated using Xilinx 12.1 ISE suite to estimate the advantages of the proposed system. The coded algorithm is also defused on a single all-on-chip Xilinx Spartan 3A DSP-XC3SD1800 laboratory prototype and experimental results thus obtained match with simulated counterparts under the dynamic state and steady state operating conditions.
Digital control;Shunt active power filter;Field programmable gate array;Harmonic elimination;Reactive power compensation;Synchronous reference frame transformation;
 Cited by
Improved ADALINE Harmonics Extraction Algorithm for Boosting Performance of Photovoltaic Shunt Active Power Filter under Dynamic Operations,;;;;;

Journal of Electrical Engineering and Technology, 2016. vol.11. 6, pp.1714-1728 crossref(new window)
Improved ADALINE Harmonics Extraction Algorithm for Boosting Performance of Photovoltaic Shunt Active Power Filter under Dynamic Operations, Journal of Electrical Engineering and Technology, 2016, 11, 6, 1714  crossref(new windwow)
P. Jintakosonwit, H. Akagi, H. Fujita and S Ogasawara, “Implementation and performance of automatic gain adjustment in a shunt-active filter for harmonic damping throughout a power distribution system”, IEEE Transactions on Power Elect., Vol. 17, No. 3, pp. 438-447, 2002. crossref(new window)

R. Inzunza and H. Akagi, “A 6.6-kV transformerless shunt hybrid active filter for installation on a power distribution system”, in Proc. IEEE-PSEC, 2004, pp. 4630-4636.

Nasser Eskandarian et al., “Improvement of Dynamic behaviour of Shunt Active Power Filter Using Fuzzy Instantaneous Power Theory,” Journal of power Electronics, Vol. 14, No. 6, pp. 1303-1313, 2014. crossref(new window)

Zheng Zeng et al., “Fast-Transient Repetitive Control Strategy for a Three-phase LCL Filter-based Shunt Active Power Filter,” Journal of power Electronics, Vol. 14, No. 2, pp. 392-401, 2014. crossref(new window)

Yu Wang and Yun-Xiang Xie., “Adaptive DC-link Voltage Control for Shunt Active Power Filter, ” Journal of power Electronics, Vol. 14, No. 4, pp. 764-777, 2014. crossref(new window)

Mohammad Monfared et al., “A New Synchronous Reference Frame-Based Method for Single-Phase Shunt Active Power Filters,” Journal of power Electronics, Vol. 13, No. 4, pp. 692-700, 2013 crossref(new window)

Nitin Gupta, Singh S.P, and Bansal R.C, “Digital signal processor based performance evaluation of three-phase four-wire shunt active filter for harmonic elimination, reactive power compensation, and balancing of non-linear loads under non-ideal mains voltages,” Elect. Power Compon. Syst., Vol. 40, No. 10, pp. 1119-1148, July 2012. crossref(new window)

Charles S, and Venkatesh Kumar P, “Modelling, simulation and implementation of optimization algorithm based shunt active filter for harmonics mitigation of nonlinear loads,” Aus. J. Elec. Electron Eng, Vol, 9, No. 1, pp.77-87, 2012.

Patidar R.D, and Singh S.P, “Digital signal processor based shunt active filter controller for customer-generated harmonics and reactive power compensation,” Elect. Power Compon. Syst., Vol. 38, No. 8, pp. 937-959, May 2010. crossref(new window)

George S, and Agarwal V, “A DSP based optimal algorithm for shunt active filter under non sinusoidal supply and unbalanced load conditions,” IEEE Trans. Power Electron., Vol. 22, pp. 593-601, 2007 crossref(new window)

Chen Z, and Xu D, “Delayless harmonic detection based on DSP with high-accuracy for active power filter,” Proceedings of Appl. Power Electron. Conf. Expo, 1817-1823, March 2005.

Berto S, Paccagnella A, Ceschia, M, Bolognani, S, and M. Zigliotto, “Potentials and pitfalls of FPGA application in inverter drives – A case study,” Proceedings IEEE ICIT, Maribor, Slovenia, 500-505, December. 2003.

Nascimento P, de Souza H, Neves S, and Limongi, L. R, “FPGA implementation of the generalized delayed signal cancelation phase locked loop method for detecting harmonic sequence components in three phase signals,” IEEE Trans. Ind. Elect., Vol. 60, No. 2, pp. 645-658, 2013. crossref(new window)

Yi Tang, Poh Chiang Loh, Peng Wang, Fook Hoong Choo, Feng Gao, and Blaabjerg F, “Generalized of high performance shunt active power filter with output LCL filter,” IEEE Trans. Ind. Inform., Vol. 59, No. 3, pp. 1443-1452, 2012. crossref(new window)

Junyi Liu, Zanchetta P, Degano, M, and Lavopa E, “Control design and implementation for high performance shunt active filters in aircraft power grids,” IEEE Trans. on Power Deliv., Vol. 59, No. 9, pp. 3604-3613, 2012.

Monmasson, E., Idkhajine, L., Cirstea, M.N., Bahri, I., Tisan A, and Naouar M.W, “FPGAs in industrial control applications,” IEEE Trans. Ind. Inform., Vol, 7. No. 2, pp. 224-243, 2011. crossref(new window)

Atalık T, Deniz M, Koc E, Gercek C. O, Gultekin B, Ermis M, and Cadırc, I., “Multi-DSP and-FPGA based fully-digital control system for cascaded multi-level converters used in FACTS applications,” IEEE Trans. Ind. Inform., Vol. 8, pp. 511-527, 2012. crossref(new window)

Orlowska-Kowalska, and Kaminski M, “FPGA implementation of the multilayer neural network for the speed estimation of the two-mass drive system”, IEEE Trans. Ind. Inform.,Vol. 7, pp. 436-445, 2011. crossref(new window)

Idkhajine L, Monmasson E, Naouar M, Prata, A, and Bouallaga K, “Fully integrated FPGA-based controller for synchronous motor drive,” IEEE Trans. Indust. Electron., Vol. 56, pp. 4006-4017, 2009. crossref(new window)

Guo-Ming Sung, Wei-Yu Wang, and Hsiang-Yuan Hsieh, “Chip implementation of digital scalar space-vector pulse width modulation for induction motor drive”, Elect. Power Compon. Syst., Vol. 39, No. 16, pp. 1733-1747, 2011. crossref(new window)

Lakka M, Koutroulis E, and Dollas A, “Development of an FPGA-based SPWM generator for high switching frequency DC/AC inverters,” IEEE Trans. power Electron., Vol. 29, No. 1, pp. 356-365, 2013.

Bahri I, Idkhajine L, Monmasson E, and El Amine Benkhelifa, M., “Hardware/Software Codesign Guidelines for System on Chip FPGA-Based Sensorless AC Drive Applications,” IEEE Trans. Ind. Infor., Vol. 9, No. 4, pp. 2165-2176, 2013. crossref(new window)

Curkovic M, Jezernik K, and Horvat R, “FPGA-Based Predictive Sliding Mode Controller of a Three-Phase Inverter”, IEEE Trans. Ind. Elect., Vol. 60, No. 2, pp. 637-644, 2013. crossref(new window)

Sutikno T, Idris N, Jidin A, and Cirstea M.N., “An Improved FPGA Implementation of Direct Torque Control for Induction Machines,” IEEE Trans. Ind. Elect., Vol. 9, No. 3, pp. 1280-1290, 2013.

Munoz J, Espinoza J, Espinosa E, Baier, C., and Melin P., “Systematic design comparison of discrete-time linear controllers for a DSTATCOM,” Proceedings of IEEE ISIE., Vol. 4., 1103-1109, 2010

S. Bhattacharya and D. Divan, “Synchronous frame harmonic isolator using active series filter”, In Proc. Eur. Power Electron. Conf., 1995, pp. 3030-3035.

B Singh and J. Solanki, “A comparison of control algorithms for DSTATCOM”, IEEE Transactions on Industrial Electronics, Vol. 56, No.7, pp. 2738-2745, 2009. crossref(new window)

S. Hirve, K. Chatterjee, B. G. Fernandes, M. Imayavaramban, and S Dwari, “PLL - Less Active power filter based one cycle control for compensating Unbalanced Loads in Three Phase Four Wire System”, IEEE Transactions on Power Delivery, Vol. 22, No. 4, pp. 2457-2465, 2007. crossref(new window)

Bhim Singh, K. Al-Haddad, A. Chandra, “A New Control Approach to Three-phase Active Filter for Harmonics and Reactive Power Compensation”, IEEE Transactions on Power Systems, Vol. 13, No. 1, pp. 133-138, 1998. crossref(new window)

N. Dorairaj, Eric Shiflet and Mark Goosman, “Plan Ahead software as a platform for partial reconfiguration”, Xcell Journal (Xilinx), Vol. 55, pp. 68-71, 2005.

Xilinx, “PlanAhead User Guide,” UG632 (v 11.4), 2009.

Roux le W, and Wyk Van J, “The effect of signal measurement and processing delay on the compensation of harmonics by PWM converters,” IEEE Trans. Ind. Appl., Vol. 47, No. 2, pp. 297-304, 2000.

Zeliang Shu, Yuhua Guo, and Jisan Lian, “Steadystate and dynamic study of active power filter with efficient FPGA-based control algorithm,” IEEE Trans. on Ind. Elect. Vol. 55, No. 4, pp. 1527-1535, 2008. crossref(new window)