JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Device Coupling Effects of Monolithic 3D Inverters
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Device Coupling Effects of Monolithic 3D Inverters
Yu, Yun Seop; Lim, Sung Kyu;
  PDF(new window)
 Abstract
The device coupling between the stacked top/bottom field-effect transistors (FETs) in two types of monolithic 3D inverter (M3INV) with/without a metal layer in the bottom tier is investigated, and then the regime of the thickness TILD and dielectric constant εr of the inter-layer distance (ILD), the doping concentration Nd (Na), and length Lg of the channel, and the side-wall length LSW where the stacked FETs are coupled are studied. When Nd (Na) < 1016 cm-3 and LSW < 20 nm, the threshold voltage shift of the top FET varies almost constantly by the gate voltage of the bottom FET, but when Nd (Na) > 1016 cm-3 or LSW > 20 nm, the shift decreases and increases, respectively. M3INVs with TILD ≥ 50 nm and εr ≤ 3.9 can neglect the interaction between the stacked FETs, but when TILD or εr do not meet the above conditions, the interaction must be taken into consideration.
 Keywords
3D integrated circuit (3D IC);Coupling;Monolithic 3D IC;Parasitic extraction;Threshold voltage;
 Language
Korean
 Cited by
 References
1.
ITRS reports [Internet], Available: http://www.itrs2.net/itrs-reports.html.

2.
K. Banerjee, S. J. Souri, P. Kapur, and K. C. Saraswat, “3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration,” Proceedings of the IEEE, vol. 89, no. 5, pp. 602-633, 2001. crossref(new window)

3.
P. Batude, T. Ernst, J. Arcamone, G. Arndt, P. Coudrain, and P. E. Gaillardon, “3-D sequential integration: a key enabling technology for heterogeneous co-integration of new function with CMOS,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 2, no. 4, pp. 714-722, 2012. crossref(new window)

4.
T. Naito, T. Ishida, T. Onoduka, M. Nishigoori, T. Nakayama, Y. Ueno, et al., "World's first monolithic 3-D-FPGA with TFT SRAM over 90 nm 9 layer Cu CMOS," in Proceedings of 2010 Symposium on VLSI Technology (VLSIT), Honolulu, HI, pp. 219-220, 2010.

5.
S. M. Jung, H. Lim, K. H. Kwak, and K. Kim, “A 500-MHz DDR high-performance 72-Mb 3-D SRAM fabricated with laser-induced epitaxial c-Si growth technology for a stand-alone and embedded memory applications,” IEEE Transactions on Electron Devices, vol. 57, no. 2, pp. 474-481, 2010. crossref(new window)

6.
C. C. Yang, S. H. Chen, J. M. Shieh, W. H. Huang, T. Y. Hsieh, C. H. Shen, et al., "Record-high 121/62 μA/μm on-currents 3D stacked epi-like Si FETs with and without metal back gate," in Proceedings of IEEE International Electron Device Meeting (IEDM), Washington, DC, 2013.

7.
M. M. Shulaker, T. F. Wu, A. Pal, L. Zhao, Y. Nishi, K. Saraswat, H. S. P. Wong, and S. Mitra, "Monolithic 3D Integration of logic and memory: carbon nanotube FETs, resistive RAM, and silicon FETs," in Proceedings of IEEE International Electron Device Meeting (IEDM), San Francisco, CA, 2014.

8.
C. Fenouillet-Beranger, B. Mathieu, B. Previtali, M. P. Samson, N. Rambal, V. Benevent, et al., "New insights on bottom layer thermal stability and laser annealing promises for high performance 3D VLSI," in Proceedings of IEEE International Electron Device Meeting (IEDM), San Francisco, CA, 2014.

9.
Y. J. Lee and S. K. Lim, “Ultrahigh density logic designs using monolithic 3-D integration,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 12, pp. 1892-1905, 2013. crossref(new window)

10.
S. Panth, S. Samal, Y. S. Yu, and S. K. Lim, “Design challenges and solutions for ultra-high-density monolithic 3D ICs,” Journal of Information and Communication Convergence Engineering, vol. 12, no. 3, pp. 186-192, 2014. crossref(new window)

11.
S. Bobba, A. Chakraborty, O. Thomas, P. Batude, and G. Micheli, "Cell transformations and physical design techniques for 3D monolithic integrated circuits," ACM Journal on Emerging Technologies in Computing Systems, vol. 9, no. 3, article no. 19, 2013. crossref(new window)

12.
P. Batude, M. A. Jaud, O. Thomas, L. Clavellier, A. Pouydebasque, M. Vinet, S. Deleonibus, and A. Amara, "3D CMOS integration: introduction of dynamic coupling and application to compact and robust 4T SRAM," in Proceedings of I IEEE International Conference on Integrated Circuit Design and Technology and Tutorial (ICICDT), Austin, TX, pp. 281-284, 2008.

13.
N. Planes, O. Weber, V. Barral, S. Haendler, D. Noblet, D. Croain, et al., "28nm FDSOI technology platform for high-speed low-voltage digital applications," in Proceedings of 2010 Symposium on VLSI Technology (VLSIT), Honolulu, HI, pp. 133-135, 2012.

14.
SILVACO International, ATLAS II Framework (ver. 5.10.2.R), Santa Clara, CA, 2005.