JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Generalized Selective Harmonic Elimination Modulation for Transistor-Clamped H-Bridge Multilevel Inverter
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
  • Journal title : Journal of Power Electronics
  • Volume 15, Issue 4,  2015, pp.964-973
  • Publisher : The Korean Institute of Power Electronics
  • DOI : 10.6113/JPE.2015.15.4.964
 Title & Authors
Generalized Selective Harmonic Elimination Modulation for Transistor-Clamped H-Bridge Multilevel Inverter
Halim, Wahidah Abd.; Rahim, Nasrudin Abd.; Azri, Maaspaliza;
  PDF(new window)
 Abstract
This paper presents a simple approach for the selective harmonic elimination (SHE) of multilevel inverter based on the transistor-clamped H-bridge (TCHB) family. The SHE modulation is derived from the sinusoidal voltage-angle equal criteria corresponding to the optimized switching angles. The switching angles are computed offline by solving transcendental non-linear equations characterizing the harmonic contents using the Newton-Raphson method to produce an optimum stepped output. Simulation and experimental tests are conducted for verification of the analytical solutions. An Altera DE2 field-programmable gate array (FPGA) board is used as the digital controller device in order to verify the proposed SHE modulation in real-time applications. An analysis of the voltage total harmonic distortion (THD) has been obtained for multiple output voltage cases. In terms of the THD, the results showed that the higher the number of output levels, the lower the THD due to an increase number of harmonic orders being eliminated.
 Keywords
Harmonic elimination;Multilevel inverter;Pulse-width modulation (PWM);Single-phase inverter;Total harmonic distortion (THD);
 Language
English
 Cited by
 References
1.
A. M. Massoud, S. J. Finney, and B. W. Williams, "High-power, high-voltage IGBT applications: series connection of IGBTs or multilevel converters?" Int. J. Electron., Vol. 90, No. 11-12, pp. 763-778, Nov./Dec. 2003.

2.
N. A. Rahim, J. Selvaraj, and C. Krismadinata, “Five-level inverter with dual reference modulation technique for grid-connected PV system,” Renewable Energy. Vol. 35, No. 3, pp. 712-720, Mar. 2010. crossref(new window)

3.
J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. Leon, R. C. Portillo, M. A. M. Prats, and M. A. Perez, "Multilevel converters: An enabling technology for high-power applications," in Proc. IEEE. Vol. 97, No. 11, pp. 1786-1817, 2009. crossref(new window)

4.
S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, W. Bin, J. Rodriguez, M. A. Perez, and J. I. Leon, “Recent advances and industrial applications of multilevel converters,” IEEE Trans. Ind. Electron. Vol. 57, No. 8, pp. 2553-2580, Aug. 2010. crossref(new window)

5.
A. Nabae, I. Takahashi, and H. Akagi, “A new neutral-point-clamped PWM inverter,” IEEE Trans. Ind. Appl. Vol. IA-17, No. 5, pp. 518-523, Sep./Oct. 1981. crossref(new window)

6.
E. Ozdemir, S. Ozdemir, and L. M. Tolbert, “Fundamental-frequency-modulated six-level diode- clamped multilevel inverter for three-phase stand-alone photovoltaic system,” IEEE Trans. Ind. Electron. Vol. 56, No. 11, pp. 4407-4415, Nov. 2009. crossref(new window)

7.
M. F. Escalante, J. C. Vannier, and A. Arzande, “Flying capacitor multilevel inverters and DTC motor drive applications,” IEEE Trans. Ind. Electron. Vol. 49, No. 4, pp. 809-815, Aug. 2002. crossref(new window)

8.
M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Perez, “A survey on cascaded multilevel inverters,” IEEE Trans. Ind. Electron. Vol. 57, No. 7, pp. 2197-2206, Jul. 2010. crossref(new window)

9.
J. Pontt, J. Rodriguez, and R. Huerta, “Mitigation of noneliminated harmonics of SHEPWM three-level multipulse three-phase active front end converters with low switching frequency for meeting standard IEEE-519-92,” IEEE Trans. Power Electron. Vol. 19, No. 6, pp. 1594-1600, Nov. 2004. crossref(new window)

10.
E. Babaei, S. Sheermohammadzadeh, and M. Sabahi, “Improvement of Multilevel Inverters Topology Using Series and Parallel Connections of DC Voltage Sources,” Arab. J. Sci. Eng. Vol. 39, No. 2, pp. 1117-1127, Feb. 2014. crossref(new window)

11.
D. Andler, R. Alvarez, S. Bernet, and J. Rodriguez, “Experimental investigation of the commutations of a 3L-ANPC phase leg using 4.5-kV-5.5-kA IGCTs,” IEEE Trans. Ind. Electron. Vol. 60, No. 11, pp. 4820-4830, Nov. 2013. crossref(new window)

12.
L. Angquist, A. Antonopoulos, D. Siemaszko, K. Ilves, M. Vasiladiotis, and H. P. Nee, “Open-loop control of modular multilevel converters using estimation of stored energy,” IEEE Trans. Ind. Appl. Vol. 47, No. 6, pp. 2516-2524, Nov./Dec. 2011. crossref(new window)

13.
S. J. Park, F. S. Kang, M. H. Lee, and C. U. Kim, “A new single-phase five-level PWM inverter employing a deadbeat control scheme,” IEEE Trans. Power Electron. Vol. 18, No. 3, pp. 831-843, May 2003. crossref(new window)

14.
M. Schweizer and J. W. Kolar, "High efficiency drive system with 3-level T-type inverter," in: 14th European Conference Power Electronics and Applications, pp. 1-10, 2011.

15.
M. Calais, L. J. Borle, and V. G. Agelidis, "Analysis of multicarrier PWM methods for a single-phase five level inverter," in: Proc. PESC, pp. 1351-1356, 2001.

16.
M. Ghasem Hosseini Aghdam, S. Hamid Fathi, and Gevorg B. Gharehpetian, "Harmonic optimization techniques in multi-level voltage-source inverter with unequal DC sources," Journal of Power Electronics, Vol. 8, No. 2, pp. 171-180, Apr. 2008.

17.
S. Sirisukprasert, L. Jih-Sheng, and L. Tian-Hua, “Optimum harmonic reduction with a wide range of modulation indexes for multilevel converters,” IEEE Trans. Ind. Electron. Vol. 49, No. 4, pp. 875-881, Aug. 2002. crossref(new window)

18.
J. M. Vesapogu, S. Peddakotla, and S. R. A. Kuppa, “Harmonic analysis and FPGA implementation of SHE controlled three phase CHB 11-level inverter in MV drives using deterministic and stochastic optimization techniques,” SpringerPlus, Vol. 2, No. 1, pp. 1-16, Aug. 2013. crossref(new window)

19.
M. S. A. Dahidah and V. G. Agelidis, “Selective harmonic elimination PWM control for cascaded multilevel voltage source converters: a generalized formula,” IEEE Trans. Power Electron., Vol. 23, No. 4, pp. 1620-1630, Jul. 2008. crossref(new window)

20.
B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, “Harmonic optimization of multilevel converters using genetic algorithms,” IEEE Power Electron. Lett., Vol. 3, No. 3, pp. 92-95, Sep. 2005. crossref(new window)

21.
H. Taghizadeh and M. T. Hagh, “Harmonic elimination of cascade multilevel inverters with nonequal dc sources using particle swarm optimization,” IEEE Trans. Ind. Electron., Vol. 57, No. 11, pp. 3678-3684, Nov. 2010. crossref(new window)

22.
R. N. Ray, D. Chatterjee, and S. K. Goswami, “Harmonics elimination in a multilevel inverter using the particle swarm optimisation technique,” IET Power Electron., Vol. 2, No. 6, pp. 646-652, Nov. 2009. crossref(new window)

23.
B. Diong, H. Sepahvand, and K. A. Corzine, “Harmonic distortion optimization of cascaded H-bridge inverters considering device voltage drops and noninteger DC voltage ratios,” IEEE Trans. Ind. Electron., Vol. 60, No. 8, pp. 3106-3114, Aug. 2013. crossref(new window)

24.
N. A. Rahim, M. F. M. Elias, and H. W. Ping, “Transistor-clamped H-bridge based cascaded multilevel inverter with new method of capacitor voltage balancing,” IEEE Trans. Ind. Electron., Vol. 60, No. 8, pp. 2943-2956, Aug. 2013. crossref(new window)

25.
H. A. Hotait, A. M. Massoud, S. J. Finney, and B. W. Williams, "Capacitor voltage balancing using redundant states of space vector modulation for five-level diode clamped inverters," IET Power Electron, Vol. 3, No. 2, pp. 292-313, Mar. 2010. crossref(new window)