JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Reduction of Common Mode Voltage in Asymmetrical Dual Inverter Configuration Using Discontinuous Modulating Signal Based PWM Technique
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
  • Journal title : Journal of Power Electronics
  • Volume 15, Issue 6,  2015, pp.1524-1532
  • Publisher : The Korean Institute of Power Electronics
  • DOI : 10.6113/JPE.2015.15.6.1524
 Title & Authors
Reduction of Common Mode Voltage in Asymmetrical Dual Inverter Configuration Using Discontinuous Modulating Signal Based PWM Technique
Reddy, M. Harsha Vardhan; Reddy, T. Bramhananda; Reddy, B. Ravindranath; Suryakalavathi, M.;
  PDF(new window)
 Abstract
Conventional space vector pulse width modulation based asymmetrical dual inverter configuration produces high common mode voltage (CMV) variations. This CMV causes the flow of common mode current, which adversely affects the motor bearings and electromagnetic interference of nearby electronic systems. In this study, a simple and generalized carrier based pulse width modulation (PWM) technique is proposed for dual inverter configuration. This simple approach generates various continuous and discontinuous modulating signals based PWM algorithms. With the application of the discontinuous modulating signal based PWM algorithm to the asymmetrical dual inverter configuration, the CMV can be reduced with a slightly improved quality of output voltage. The performance of the continuous and discontinuous modulating signals based PWM algorithms is explored through both theoretical and experimental studies. Results show that the discontinuous modulating signal based PWM algorithm efficiently reduces the CMV and switching losses.
 Keywords
Asymmetrical dual inverter configuration;Common mode voltage;Continuous modulating signal;Discontinuous modulating signal;Induction motor;Scalar PWM;Space vector PWM;
 Language
English
 Cited by
 References
1.
J. M. D. Murphy and M. G. Egan, “A comparison of PWM strategies for inverter fed induction motors,” IEEE Trans. Ind. Appl., Vol. 19, No. 3, pp.363-369, May 1983. crossref(new window)

2.
J. Holtz, “Pulse width modulation – A survey,” IEEE Trans. Ind. Electron., Vol. 39, No. 5, pp. 410-420, Oct. 1992. crossref(new window)

3.
A. M Hava, R. J. Kerkmam, and T. A. Lipo, “Simple analytical and graphical methods for carrier based PWM VSI drives,” IEEE Trans. Power Electron., Vol. 14, No. 1, pp. 49-61, Jan. 1999. crossref(new window)

4.
H. W. van der Broeck, H.-C. Skudelny, and G. V. Stanke, “Analysis and realization of a pulse width modulator based on voltage space vectors,” IEEE Trans. Ind. Appl., Vol. 24, No. 1, pp. 142-150, Jan./Feb. 1998. crossref(new window)

5.
A. M. Hava, R. J. Kerkman, and T. A. Lipo “A high performance generalized discontinuous PWM algorithms,” IEEE Trans. Ind. Appl., Vol. 34, No. 5, pp. 1059-1071, Sep./Oct. 1998. crossref(new window)

6.
G. Narayanan and V. T. Ranganathan, “Triangle comparison and space vector approaches to pulse width modulation in inverter-fed drives,” J. Indian Inst. Sci., Vol. 80, pp. 409-427, Sep./Oct. 2006.

7.
E. R. C. de Silva, E. C. dos Santos, and C. B. Jacobina, “Pulse width modulation strategies,” IEEE Ind. Electron., Mag., pp. 31-45, Jun. 2011.

8.
J. Erdman, R. J. Kerkman, D. Schlegel, and G. Skibinski, “Effect of PWM inverters on AC motors bearing currents and shaft voltages,” IEEE Trans. Ind. Appl., Vol. 32, No. 2, pp. 250-259, Mar./Apr. 1996. crossref(new window)

9.
A. Mutze and A. Binder, “Don't lose your bearings – Mitigation technique for bearing currents in inverter-supplied drive systems,” IEEE Trans. Ind. Appl., Mag., Vol. 12, No. 4, pp. 22-31, Jul./Aug. 2007. crossref(new window)

10.
D. Rendusara and P. Enjeti, "New inverter output filter configuration reduces commom mode and differenctial mode dv/dt at the motor termonals in PWM drive systems," in Proc. IEEE PESC. , Vol. 2, pp.1269-1275, Jun. 1997.

11.
M. M. Swamy, K. Yamada, and T. Kume, “Common mode current attenuation technique for the use with PWM drives,” IEEE Trans. Power Electron., Vol. 16, No. 2, pp. 248-255, Mar. 2001. crossref(new window)

12.
A. Nabae, I. Takahashi, and H. Akagi, “A new neutral point clamped PWM inverter,” IEEE Trans. Ind. Appl., Vol. 17, No. 5, pp. 518-523, Sep.1981. crossref(new window)

13.
R. Teodorescu, F. Beaabjerg, J. K. Pedersen, E. Cengelci, S. Sulistijo, B. Woo, and P. Enjeti, “Multilevel converters – A survey,” in Proc. European Power Electronics Conf. (EPE’99), CD-ROM, 1999.

14.
J. Rodríguez, J.-S. Lai, and F. Z. Peng, “Multilevel inverters: A Survey of topologies, controls, and applications,” IEEE Trans. Ind. Electron., Vol. 49, No. 4, pp. 724-738, Aug. 2002. crossref(new window)

15.
E. Un and A. M. Hava, "A high performance PWM algorithm for common mode voltage reduction in three phase voltage source inverters," in Proc. IEEE Power Electron. Spec. Conf. Rhodes Greece, Vol. 26, No. 7, pp. 1998-2008, Jul. 2011.

16.
E. Un and A. M. Hava, “A near state PWM method with reduced switching losses and reduced common -mode voltage for three phase voltage source inverters,” IEEE Trans Ind. Appl., Vol. 45, No. 2, pp. 782-793, Mar./Apr. 2009. crossref(new window)

17.
A. M. Hava and N. O. Cetin, “A generalized scalar PWM approch with easy implementation features for three-phase three wire voltage source inverters,” IEEE Trans. Power Electron., Vol. 26, No. 5, pp. 1385-1395, May 2011. crossref(new window)

18.
G. P. Adam, S. J. Finney, A. M. Massoud, and B. W. Williams, “Capacitor balance issues of the diode-clamped multilevel inverter operated in a quasi two-state mode,” IEEE Trans. Ind. Electron., Vol. 55, No. 8, pp. 3088-3099, Aug. 2008. crossref(new window)

19.
H. Stemmler and P. Guggenbach, “Configurations of high-power voltage-source inverter drives,” in Proc. EPE Conf., Vol. 5, pp. 7–14, Sep. 1993.

20.
E. G. Shivakumar, K. Gopakumar, S. K. Sinha, A. Pittet, and V.T Ranganathan, "Space vector PWM for dual inverter fed open-end winding induction drive," IEEE-APEC, Vol. 1, pp. 399-405, Mar. 2001.

21.
V. T. Somasekhar, K. Gopakumar, E. G. Shivakumar, and A. Pittet, “A multilevel voltage space vector generation for an open-end winding induction motor drive using a dual-inverter scheme with asymmetrical D.C. – Link voltages,” EPE J., Vol. 12, No. 3, pp. 21-29, Aug. 2002. crossref(new window)

22.
V. T. Somasekhar and K. Gopakumar, “Three-level inverter configuration cascading two two-level inverters,” IEE Proc.-Electr. Power Appl., Vol. 150, No. 3, pp. 245-254, May 2003. crossref(new window)

23.
S. Srinivas and V. T. Somasekhar, “Space vector based PWM switching strategies for a three - level dual-inverter fed open end winding induction motor drive and their comparative evaluation,” IET- Electr. Power Appl., Vol. 2, No. 1, pp 19-31, Jan. 2008. crossref(new window)

24.
B. V. Reddy and V. T. Somasekhar, “A dual inverter fed four level open-end winding induction motor drive with a nested rectifier – Inverter,” IEEE Trans. Ind. Informat., Vol. 9, No. 2, pp. 938-946, Oct. 2012. crossref(new window)

25.
M. R. Baiju, K. K. Mohapatra, R. S. Kanchan, and K. Gopakumar, “A dual two-level inverter scheme with common mode voltage elimination for an induction motor drive,” IEEE Trans. Power Electron., Vol. 19, No. 3, pp. 794-805, May 2004. crossref(new window)

26.
G. Mondal, K. Gopakumar, P. N. Tekwani, and E. Levi, “A reduced-switch-count five-level inverter with common-mode voltage elimination for an open-end winding induction motor drive,” IEEE Trans. Ind. Electron., Vol. 54, No. 4, pp. 2344-2351, Aug. 2007. crossref(new window)