Advanced SearchSearch Tips
Dickson Charge Pump with Gate Drive Enhancement and Area Saving
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
  • Journal title : Journal of Power Electronics
  • Volume 16, Issue 3,  2016, pp.1209-1217
  • Publisher : The Korean Institute of Power Electronics
  • DOI : 10.6113/JPE.2016.16.3.1209
 Title & Authors
Dickson Charge Pump with Gate Drive Enhancement and Area Saving
Lin, Hesheng; Chan, Wing Chun; Lee, Wai Kwong; Chen, Zhirong; Zhang, Min;
  PDF(new window)
This paper presents a novel charge pump scheme that combines the advantages of Fibonacci and Dickson charge pumps to obtain 30 V voltage for display driver integrated circuit application. This design only requires four external capacitors, which is suitable for a small-package application, such as smart card displays. High-amplitude (<6.6 V) clocks are produced to enhance the gate drive of a Dickson charge pump and improve the system`s current drivability by using a voltage-doubler charge pump with a pulse skip regulator. This regulation engages many middle-voltage devices, and approximately 30% of chip size is saved. Further optimization of flying capacitors tends to decrease the total chip size by 2.1%. A precise and simple model for a one-stage Fibonacci charge pump with current load is also proposed for further efficiency optimization. In a practical design, its voltage error is within 0.12% for 1 mA of current load, and it maintains a 2.83% error even for 10 mA of current load. This charge pump is fabricated through a 0.11 μm 1.5 V/6 V/32 V process, and two regulators, namely, a pulse skip one and a linear one, are operated to maintain the output of the charge pump at 30 V. The performances of the two regulators in terms of ripple, efficiency, line regulation, and load regulation are investigated.
Chip size;Dickson charge pump;Efficiency;External capacitor;Fibonacci charge pump;High amplitude;
 Cited by
Leakage current elimination for Dickson charge pump with a linear regulator, Microelectronics Journal, 2017, 64, 29  crossref(new windwow)
A High Conversion Ratio Component-Efficient Charge Pump for Display Drivers, Journal of Display Technology, 2016, 12, 10, 1057  crossref(new windwow)
P-52: A Fibonacci-Like Charge Pump and its Current Drive Capacity Enhancement for Display Driver ICs, SID Symposium Digest of Technical Papers, 2017, 48, 1, 1434  crossref(new windwow)
High-Current Drivability Fibonacci Charge Pump With Connect–Point–Shift Enhancement, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 7, 2164  crossref(new windwow)
K. Wang, C. Pi, W. Yan, and W. Li, “A novel high efficiency low ripple switched-capacitor DC/DC converter,” Analog Integrated Circuits and Signal Processing, Vol. 71, No. 1, pp. 81-94, Apr. 2012. crossref(new window)

J. A. Starzyk, Y-W. Jan, and F. Qiu, “A DC–DC charge pump design based on voltage doublers,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., Vol. 48, No. 3, pp. 350-359, Mar. 2001. crossref(new window)

M. S. Makowski, "On performance limits of switched-capacitor multiphase charge pump circuits. Remarks on papers of Starzyk et al.," in International Conference on Signals and Electronic Systems(ICSES), pp. 309-312, 2008.

T. M. Van Breussegem, M. Wens, E. Geukens, D. Geys, and M. S. J. Steyaertan, “Area-driven optimisation of switched-capacitor DC/DC converters,” Electronics Letters, Vol. 44, No. 25, pp. 1-2, Dec. 2008. crossref(new window)

H. Lin, N. Chen, and J. Lu, “Design of modified four-phase CMOS charge pumps for low-voltage flash memories,” Journal of Circuits, Systems and Computers, Vol. 11, No. 4, pp. 393-403, Aug. 2002. crossref(new window)

J. Shin, I-Y, Chung, Y. J. Park, and H. S. Min, “A new charge pump without degradation in threshold voltage due to body effect, ” IEEE J. Solid-State Circuits, Vol. 35, No. 8, pp. 1227-1230, Aug. 2000. crossref(new window)

M. Bloch, C. Lauterbauch, and W. Weber, "High efficiency charge pump circuit for negative high voltage generation at 2 V supply voltage," in Proceedings of the 24th European Solid-State Circuits Conference(ESSCIRC), pp. 100-103, Sep. 1998.

V. Vitchev, "Calculating essential charge-pump parameters," Power Electronics Technology, Jul. 2006.

J. Kwong, Y. K. Ramadass, N. Verma, and A. P. Chandrakasan, “A 65 nm Sub-Vt microcontroller with integrated SRAM and switched-capacitor DC-DC converter,” IEEE J. Solid-State Circuits, Vol. 44, No. 1, pp. 115-126, Jan. 2009. crossref(new window)

H.-P. Le, M. Seeman, S. R. Sanders, V. Sathe, S. Naffziger, and E. Alon, "A 32nm fully integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55W/mm2 at 81% efficiency," in IEEE International Solid-State Circuits Conference Digest of Technical Papers(ISSCC), pp. 210-211, Feb. 2010.

A. Rao, W. McIntyre, U.-K. Moon, and G. C Temes, “Noise-shaping techniques applied to switched-capacitor voltage regulators,” IEEE J. Solid-State Circuits, Vol. 40, No. 2, pp. 422-429, Feb. 2005. crossref(new window)

H. Lin, M. Zhang, W. C. Chan, and W. K. Lee, "A low-power regulator for display driver IC requiring a moderate current drivability," in IEEE International Conference on Electron Devices and Solid-State Circuits(EDSSC), pp. 53-56, Jun. 2015.

H. Lin, M. Zhang, W. C. Chan, and W. K. Lee, "A novel linear regulator in build-in capacitor Dickson charge pump applications with low output ripple," in IEEE International Conference on Electron Devices and Solid-State Circuits(EDSSC), pp. 49-52, Jun. 2015.

Y-H. Chang, “Design and analysis of pulse-width modulation-based two-stage current-mode multi-phase voltage doubler,” IET Circuits, Devices & Systems, Vol. 4, No. 4, pp. 269-281, Jul. 2010. crossref(new window)