A Novel Fast Open-loop Phase Locking Scheme Based on Synchronous Reference Frame for Three-phase Non-ideal Power Grids

- Journal title : Journal of Power Electronics
- Volume 16, Issue 4, 2016, pp.1513-1525
- Publisher : The Korean Institute of Power Electronics
- DOI : 10.6113/JPE.2016.16.4.1513

Title & Authors

A Novel Fast Open-loop Phase Locking Scheme Based on Synchronous Reference Frame for Three-phase Non-ideal Power Grids

Xiong, Liansong; Zhuo, Fang; Wang, Feng; Liu, Xiaokang; Zhu, Minghua; Yi, Hao;

Xiong, Liansong; Zhuo, Fang; Wang, Feng; Liu, Xiaokang; Zhu, Minghua; Yi, Hao;

Abstract

Rapid and accurate phase synchronization is critical for the reliable control of grid-tied inverters. However, the commonly used software phase-locked loop methods do not always satisfy the need for high-speed and accurate phase synchronization under severe grid imbalance conditions. To address this problem, this study develops a novel open-loop phase locking scheme based on a synchronous reference frame. The proposed scheme is characterized by remarkable response speed, high accuracy, and easy implementation. It comprises three functional cascaded blocks: fast orthogonal signal generation block, fast fundamental-frequency positive sequence component construction block, and fast phase calculation block. The developed virtual orthogonal signal generation method in the first block, which is characterized by noise immunity and high accuracy, can effectively avoid approximation errors and noise amplification in a wide range of sampling frequencies. In the second block, which is the foundation for achieving fast phase synchronization within 3 ms, the fundamental-frequency positive sequence components of unsymmetrical grid voltages can be achieved with the developed orthogonal signal construction strategy and the symmetrical component method. The real-time grid phase can be consequently obtained in the third block, which is free from self-tuning closed-loop control and thus improves the dynamic performance of the proposed scheme. The proposed scheme is adaptive to severe unsymmetrical grid voltages with sudden changes in magnitude, phase, and/or frequency. Moreover, this scheme is able to eliminate phase errors induced by harmonics and random noise. The validity and utility of the proposed scheme are verified by the experimental results.

Keywords

Fundamental-frequency positive sequence component construction;Harmonic elimination;Method of symmetrical components;Noise immunity;Open-loop phase locking;Virtual orthogonal signal construction;

Language

English

References

1.

J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, C. Portillo, and M. ángeles, “Power-electronic systems for the grid integration of renewable energy sources: a survey,” IEEE Trans. Ind. Electron., Vol. 53, No. 4, pp. 1002-1016, Jun. 2006.

2.

L. Y. Yang, C. L. Wang, J. H. Liu, and C. X. Jia, “A novel phase locked loop for grid-connected converters under non-ideal grid conditions,” Journal of Power Electronics, Vol. 15, No. 1, pp. 216-226, Jan. 2015.

3.

J. S. Park, T. H. Nguyen, and D. C. Lee, “Advanced SOGI-FLL scheme based on fuzzy logic for single-phase grid-connected converters,” Journal of Power Electronics, Vol. 14, No. 3, pp. 598-607, May 2014.

4.

F. Blaabjerg, R. Teodorescu, M. Liserre, and A. V. Timbus, “Overview of control and grid aynchronization for distributed power generation systems,” IEEE Trans. Ind. Electron., Vol. 53, No. 5, pp. 1398-1409, Oct. 2006.

5.

C. H. G. Santos, R. V. Ferreira, S. M. Silva, and B. J. Cardoso Filho, “Fourier-based PLL applied for selective harmonic estimation in electric power systems,” Journal of Power Electronics, Vol. 13, No. 5, pp. 884-895, Sep. 2013.

6.

J. P. Lee, B. D. Min, T. J. Kim, D. W. Yoo, and J. Y. Yoo, “Active frequency with a positive feedback anti-islanding method based on a robust PLL algorithm for grid-connected PV PCS,” Journal of Power Electronics, Vol. 11, No. 3, pp. 360-368, May 2011.

7.

P. Mao, M. Zhang, and W. P. Zhang, “A canonical small-signal linearized model and a performance evaluation of the SRF-PLL in three phase grid inverter system,” Journal of Power Electronics, Vol. 14, No. 5, pp. 1057-1068, Sep. 2014.

8.

K. J. Lee, J. P. Lee, D. Shin, and D. W. Yoo, “A novel grid synchronization PLL method based on adaptive low-pass notch filter for grid-connected PCS,” IEEE Trans. Ind. Electron., Vol. 61, No. 1, pp. 292-301, Jan. 2014.

9.

A. Bechouche, D. O. Abdeslam, T. Otmane-Cherif, and H. Seddiki, “Adaptive neural PLL for grid-connected DFIG synchronization,” Journal of Power Electronics, Vol. 14, No. 3, pp. 608-620, May 2014.

10.

F. Gonzalez-Espín, E. Figueres, and G. Garcera, “An adaptive synchronous reference frame phase-locked loop for power quality improvement in a polluted utility grid,” IEEE Trans. Ind. Electron., Vol. 59, No. 6, pp. 2718-2731, Jun. 2012.

11.

F. D. Freijedo, J. Doval-Gandoy, O. Lopez, and E. Acha, “A generic open-loop algorithm for three-phase grid voltage/current synchronization with particular reference to phase, frequency, and amplitude estimation,” IEEE Trans. Power Electron., Vol. 24, No. 1, pp. 94-107, Jan. 2009.

12.

R. F. de Camargo and H. Pinheiro, “Synchronization method for three-phase PWM converters under unbalanced and distorted grid,” IEE Proceedings – Electric Power Applications, Vol. 153, No. 5, pp. 763-772, Sep. 2006.

13.

H. S. Song and K. Nam, “Instantaneous phase-angle estimation algorithm under unbalanced voltage-sag conditions,” IEE Proceedings – Generation, Transmission and Distribution, Vol. 147, No. 6, pp. 409-415, Nov. 2000.

14.

S.-J. Lee, J.-K. Kang, and S.-K. Sul, "A new phase detecting method for power conversion systems considering distorted conditions in power system," in IEEE 34^{th} Industry Applications Conference, Vol. 4, pp. 2167-2172, 1999.

15.

P. Rodriguez, J. Pou, J. Bergas, I. Candela, R. Burgos, and D. Boroyevich, "Double synchronous reference frame PLL for power converters," in Proc. IEEE PESC., 2005, pp. 1415-1421.

16.

P. Rodriguez, J. Pou, J. Bergas, and J. I. Candela, “Decoupled double synchronous reference frame PLL for power converters control,” IEEE Trans. Power Electron., Vol. 22, No. 2, pp. 584-592, Mar. 2007.

17.

L. Wang, Q. Jiang, L. Hong, C. P. Zhang, and Y. D. Wei, “A novel phase-locked loop based on frequency detector and initial phase angle detector,” IEEE Trans. Power Electron., Vol. 28, No. 10, pp. 4538-4549, Oct. 2013.

18.

Y. F. Wang and Y. W. Li, “Grid synchronization PLL based on cascaded delayed signal cancellation,” IEEE Trans. Power Electron., Vol. 26, No. 7, pp. 1987-1997, Jul. 2011.

19.

J. Svensson, “Synchronization methods for grid-connected voltage source converters,” IEE Proceedings – Generation, Transmission and Distribution, Vol. 148, No. 3, pp. 229-235, May 2001.

20.

F. D. Freijedo, J. Doval-Gandoy, O. Lopez, and C. Martinez-Penalver, "New algorithm for grid synchronization based on fourier series," in European Conference on Power Electronics and Applications, pp. 1-6, Sep. 2007.

21.

A. Timbus, R. Teodorescu, F. Blaabjerg, and M. Liserre, "Synchronization methods for three phase distributed power generation systems: an overview and evaluation," in IEEE 36^{th} Power Electronics Specialists Conference (PESC), pp. 2474-2481, Jun. 2005.

22.

M. Li, Y. Wang, X. Fang, Y. Gao, and Z. A. Wang, “A novel single phase synchronous reference frame phase-locked loop with a constant zero orthogonal component,” Journal of Power Electronics, Vol. 14, No. 6, pp. 1334-1344, Nov. 2014.

23.

H. J. Choi, S. H. Song, S. G. Jeong, J. Y. Choi, and I. Choy, “Enhanced dynamic response of SRF-PLL system for high dynamic performance during voltage disturbance,” Journal of Power Electronics, Vol. 11, No. 3, pp. 369-374, May 2011.

24.

Y. F. Wang and Y. W. Li, “Three-phase cascaded delayed signal cancellation PLL for fast selective harmonic detection,” IEEE Trans. Ind. Electron., Vol. 60, No. 4, pp. 1452-1463, Apr. 2013.

25.

Y. F. Wang and Y. W. Li, “Analysis and digital implementation of cascaded delayed-signal-cancellation PLL,” IEEE Trans. Power Electron., Vol. 26, No. 4, pp. 1067-1080, Apr. 2011.

26.

F. A. S. Neves, M. C. Cavalcanti, H. E. P. de Souza, and F. Bradaschia, “A generalized delayed signal cancellation method for detecting fundamental-frequency positive-sequence three-phase signals,” IEEE Trans. Power Del., Vol. 25, No. 3, pp. 1816-1825, Jul. 2010.

27.

M. K. Ghartemani, “Linear and pseudolinear enhanced phased-pocked loop (EPLL) structures,” IEEE Trans. Ind. Electron., Vol. 61, No. 3, pp. 1464-1474, Mar. 2014.

28.

S. Golestan, M. Monfared, F. D. Freijedo and J. M. Guerrero, “Dynamics assessment of advanced single-phase PLL structures,” IEEE Trans. Ind. Electron., Vol. 60, No. 6, pp. 2167-2177, Jun. 2013.

29.

P. C. Krause, “The method of symmetrical components derived by reference frame theory,” IEEE Trans. Power App. Syst., Vol. PAS-104, No. 6, pp. 1492-1499, Jun. 1985.

30.

V. C. Strezoski, “Advanced symmetrical components method,” IET Generation, Transmission & Distribution, Vol. 5, No. 8, pp. 833-841, Aug. 2011.

31.

R. M. S. Filho, P. F. Seixas, P. C. Cortizo, and L. A. B. Torres, “Comparison of three single-phase PLL algorithms for UPS applications,” IEEE Trans. Ind. Electron., Vol. 55, No. 8, pp. 2923-2932, Aug. 2008.

32.

T. Thacker, D. Boroyevich, R. Burgos, and F. Wang, “Phase-locked loop noise reduction via phase detector implementation for single-phase systems,” IEEE Trans. Ind. Electron., Vol. 58, No. 6, pp. 2482-2490, Jun. 2011.