JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Investigations on the Optimal Support Vector Machine Classifiers for Predicting Design Feasibility in Analog Circuit Optimization
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Investigations on the Optimal Support Vector Machine Classifiers for Predicting Design Feasibility in Analog Circuit Optimization
Lee, Jiho; Kim, Jaeha;
  PDF(new window)
 Abstract
In simulation-based circuit optimization, many simulation runs may be wasted while evaluating infeasible designs, i.e. the designs that do not meet the constraints. To avoid such a waste, this paper investigates the use of support vector machine (SVM) classifiers in predicting the design's feasibility prior to simulation and the optimal selection of the SVM parameters, namely, the Gaussian kernel shape parameter and the misclassification penalty parameter C. These parameters affect the complexity as well as the accuracy of the model that SVM represents. For instance, the higher is good for detailed modeling and the higher C is good for rejecting noise in the training set. However, our empirical study shows that a low value is preferable due to the high spatial correlation among the circuit design candidates while C has negligible impacts due to the smooth and clean constraint boundaries of most circuit designs. The experimental results with an LC-tank oscillator example show that an optimal selection of these parameters can improve the prediction accuracy from 80 to 98% and model complexity by .
 Keywords
Support vector machine classifier;analog design optimization;feasibility prediction;SVM parameter;
 Language
English
 Cited by
 References
1.
G. Gielen and R. Rutenbar. "Computer-Aided Design of Analog and Mixed-Signal Integrated Circuits," Proceedings of IEEE, pp. 1825-1852, Dec. 2000.

2.
R. Phelps, et al. "ANACONDA: Simulation-based Synthesis of Analog Circuits via Stochastic Pattern Search," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, pp. 703-717, June, 2000.

3.
S. Jung, J. Lee, and J. Kim. "Variability-aware, discrete optimization for analog circuits." Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Vol. 33, No. 8, pp. 1117-1130, 2014. crossref(new window)

4.
De Bernardinis, et al. "Support vector machines for analog circuit performance representation." Design Automation Conference DAC 2003. Proceedings. IEEE, pp. 964-969, June, 2003.

5.
T. Kieley and G. Gielen. "Performance modeling of analog integrated circuits using least-squares support vector machines", Design, Automation and Test in Europe, DATE 2004. Proceedings, IEEE Computer Society, pp.16-20, Feb., 2004.

6.
D. Boolchandani, et al. "Variability aware yield optimal sizing of analog circuits using SVMgenetic approach", Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD), 2010 XIth International Workshop on, IEEE, pp.1-6, Oct., 2010.

7.
C. M. Bishop. "Pattern recognition and machine learning" Vol. 4, No. 4, New York: springer. 2006.

8.
P.B.C. de Miranda, et al. "Combining a multiobjective optimization approach with metalearning for SVM parameter selection," Systems, Man, and Cybernetics (SMC), 2012 IEEE International Conference on, pp. 2909-2914, Oct. 2012.

9.
O. Chapelle, et al. "Choosing multiple parameters for support vector machines." Machine learning, Vol. 46, pp. 131-159, 2002. crossref(new window)

10.
J. Kim, et al. "Discretization and discrimination methods for design, verification, and testing of analog/mixed-signal circuits," Custom Integrated Circuits Conference (CICC), 2013 IEEE, Vol. 1, No. 8, pp. 22-25, Sept. 2013.

11.
D. Ham, et al. "Concepts and methods in optimization of integrated LC VCOs," Solid-State Circuits, IEEE Journal of, Vol. 36, No. 6, pp. 896-909, June, 2001. crossref(new window)