Advanced SearchSearch Tips
Triple Material Surrounding Gate (TMSG) Nanoscale Tunnel FET-Analytical Modeling and Simulation
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Triple Material Surrounding Gate (TMSG) Nanoscale Tunnel FET-Analytical Modeling and Simulation
Vanitha, P.; Balamurugan, N.B.; Priya, G. Lakshmi;
  PDF(new window)
In the nanoscale regime, many multigate devices are explored to reduce their size further and to enhance their performance. In this paper, design of a novel device called, Triple Material Surrounding Gate Tunnel Field effect transistor (TMSGTFET) has been developed and proposed. The advantages of surrounding gate and tunnel FET are combined to form a new structure. The gate material surrounding the device is replaced by three gate materials of different work functions in order to curb the short channel effects. A 2-D analytical modeling of the surface potential, lateral electric field, vertical electric field and drain current of the device is done, and the results are discussed. A step up potential profile is obtained which screens the drain potential, thus reducing the drain control over the channel. This results in appreciable diminishing of short channel effects and hot carrier effects. The proposed model also shows improved ON current. The excellent device characteristics predicted by the model are validated using TCAD simulation, thus ensuring the accuracy of our model.
Band to band tunneling;work function;TMSGTFET;short channel effects;gated p-i-n diode;
 Cited by
A 1T-DRAM Cell Based on a Tunnel Field-effect Transistor with Highly-scalable Pillar and Surrounding Gate Structure,;;

Journal of the Korean Physical Society, 2016. vol.69. 3, pp.323-327 crossref(new window)
A 1T-DRAM cell based on a tunnel field-effect transistor with highly-scalable pillar and surrounding gate structure, Journal of the Korean Physical Society, 2016, 69, 3, 323  crossref(new windwow)
K. K. Bhuwalka, J. Schulze and I. Eisele, "Simulation approach to optimize the electrical parameters of a vertical tunnel FET", IEEE Trans. Electron Devices, 52(7) (2005)1541-1547, July. crossref(new window)

K. Boucart and A. Ioneacu, "A new definition of threshold voltage in tunnel FETs", Solid State Electronics, 52 (9) (2008) 1318-1323, Sep. crossref(new window)

K. K. Bhuwalka, J. Schulze and I. Eisele, "Scaling the vertical tunnel FET with tunnel band gap modulation and gate work function engineering", IEEE Trans. Electron Devices, 52 (5) (2005) 909- 917, May. crossref(new window)

A..S. Verhulst, B. Soree, D. Leonelli, W. G. Vandenburghe, G. Groeseneken, "Modeling the single gate, double gate and gate all-around tunnel field effect transistor", Journal of Applied Physics, 107 (2) (2010) 024518, Feb. crossref(new window)

Q. Zhang, W. Shao and A. Seabaugh, "Low Subthreshold Swing Tunnel Transistors", IEEE Trans. Electron Devices, 27 (4) (2006) 297-300, April. crossref(new window)

W. Y. Choi, B. G. Park, J. D. Lee and T. J. King Liu, "Tunneling Field effect transistors(TFETs) with subthreshold swing(SS) less than 60mV/dec", IEEE Trans. Electron Devices, 28 (8) (2007) 743- 745, Aug. crossref(new window)

K. Boucart and A. Ioneacu, "Length Scaling of Double gate tunnel FET with a high-k gate dielectric", Solid State Electronics, 51(2007) 1500- 1507, Nov. crossref(new window)

Sneh Saurabh and M. Jagadeesh Kumar, "Novel Attributes of a Dual Material Gate Nanoscale Tunnel Field Effect Transistor", IEEE Trans. Electron Devices, 58 (2) (2011) 404-410, Feb. crossref(new window)

G. Venkateshwar Reddy, M. Jagadeesh Kumar, "A New Dual Material Double Gate(DMDG) Nanoscale SOI MOSFET - Two Dimensional Analytical Modeling and Simulation", IEEE Trans. Nano Technology, 4 (2) (2005) 360-368, March. crossref(new window)

Min jin Lee, Woo Young Choi, "Analytical Model of a single gate silicon-on-insulator(SOI)tunneling field effect transistors(TFETs)", Solid State Electronics, 63 (2011) 110-114, Sep. crossref(new window)

M. G. Bardon, H. P. Neves, R. Puers and C. V. Hoof, "Pseudo two-dimensional model for double gate tunnel FETs considering the junctions depletion regions", IEEE Trans. Electron Devices, 57 (4) (2010) 827-834, Apr. crossref(new window)

K. Boucart and A. Ioneacu, "Double gate tunnel FETs with high-k gate dielectric ", IEEE Trans. Electron Devices, 54 (7) (2007) 1725-1733, Jul. crossref(new window)

E. O. Kane, "Theory of Tunneling", J.Applied Physics, 32 (1) (1961) 83-91, Jan. crossref(new window)

S. Saurabh and M. J. Kumar, "Estimation and compensation of process induced variations in nanoscale tunnel field effect transistors(TFETs) for improved reliability", IEEE Trans. Device Material Rel. 10 (3) (2010) 390-395, Sep. crossref(new window)

Rakhi Narang, Manoj Saxena, R. S. Gupta, Mirdula Gupta, "Drain current model for a gate all around(GAA) p-n-p-n tunnel FET", Microelectronics Journal, 44 (2013) 479-488, May. crossref(new window)

A. Tura, Z. Zhang, P. Liu, Y. H. Xie, J. C. S. Woo, "Vertical Silicon p-n-p-n Tunnel n-MOSFET with MBE-grown tunneling junction", IEEE Trans. Electron Devices (58) (7) (2011) 1907 - 1913, Sep. crossref(new window)

Synopsys TCAD Sentarus Device Manual 2010.