Advanced SearchSearch Tips
A 1.25 GHz Low Power Multi-phase PLL Using Phase Interpolation between Two Complementary Clocks
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
A 1.25 GHz Low Power Multi-phase PLL Using Phase Interpolation between Two Complementary Clocks
Jin, Xuefan; Bae, Jun-Han; Chun, Jung-Hoon; Kim, Jintae; Kwon, Kee-Won;
  PDF(new window)
A 1.25 GHz multi-phase phase-rotating PLL is proposed for oversampling CDR applications and implemented with a low power and small area. Eight equidistant clock phases are simultaneously adjusted by the phase interpolator inside the PLL. The phase interpolator uses only two complementary clocks from a VCO, but it can cover the whole range of phase from to with the help of a PFD timing controller. The output clock phases are digitally adjusted with the resolution of 25 ps and both INL and DNL are less than 0.44 LSB. The proposed PLL was implemented using a 110 nm CMOS technology. It consumes 3.36 mW from 1.2 V supply and occupies . The and of the output clock are 1.91 ps and 18 ps, respectively.
Phase interpolation;PLL;PFD controller;phase-rotating PLL;
 Cited by
A Design of 8.5 GHz META-VCO based-on Meta-material using 65 nm CMOS Process, JSTS:Journal of Semiconductor Technology and Science, 2016, 16, 5, 535  crossref(new windwow)
Rainer Kreienkamp, Ulrich Langmann, Christoph Zimmermann, Takuma Aoyama, and Hubert Siedhoff, "A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator," IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 0018-9200, March 2005.

Thomas Toifl, Christian Menolfi, Peter Buchmann, Marcel Kossel, Thomas Morf, Robert Reutemann, Michael Ruegg, Martin Schmatz, "A 0.94ps-RMSjitter 0.016mm2 2.5GHz multi-phase generator PLL with $360^{\circ}$ digitally programmable phase shift for 10Gb/s serial links," IEEE J. Solid-State Circiuts, vol. 40, no. 12, pp. 2700-2712, Dec. 2005. crossref(new window)

Sungjoon Kim, Dongyun Lee, Young-Soo Park, Yongsam Moon, and Daeyun Shim, "A dual PFD rotating multi-phase PLL for 5Gbps PCI express Gen2 multi-lane serial link receiver in 0.13um CMOS," in IEEE Symposium on VLSI Circuits, Papers, pp. 234-235, 2007.

Jun-Han Bae, Kyoung-Ho Kim, Seok Kim, Kee- Won Kwon, Jung-Hoon Chun, "A low-power dual- PFD phase rotating PLL with a PFD controller for 5Gb/s serial links," in IEEE International Symposium on Circuits and Systems, Papers, pp. 2159-2162, 2012.