Advanced SearchSearch Tips
Cathode Side Engineering to Raise Holding Voltage of SCR in a 0.5-㎛ 24 V CDMOS Process
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Cathode Side Engineering to Raise Holding Voltage of SCR in a 0.5-㎛ 24 V CDMOS Process
Wang, Yang; Jin, Xiangliang; Zhou, Acheng; Yang, Liu;
  PDF(new window)
A set of novel silicon controlled rectifier (SCR) devices` characteristics have been analyzed and verified under the electrostatic discharge (ESD) stress. A ring-shaped diffusion was added to their anode or cathode in order to improve the holding voltage (Vh) of SCR structure by creating new current discharging path and decreasing the emitter injection efficiency () of parasitic Bipolar Junction Transistor (BJT). ESD current density distribution imitated by 2-dimensional (2D) TCAD simulation demonstrated that an additional current path exists in the proposed SCR. All the related devices were investigated and characterized based on transmission line pulse (TLP) test system in a standard 24 V CDMOS process. The proposed SCR devices with ring-shaped anode (RASCR) and ring-shaped cathode (RCSCR) own higher Vh than that of Simple SCR (S_SCR). Especially, the Vh of RCSCR has been raised above 33 V. What`s more, their holding current is kept over 800 mA, which makes it possible to design power clamp with SCR structure for on chip ESD protection and keep the protected chip away from latch-up risk.
ESD devices;holding voltage elevating;SCR structure;ring-shaped cathode;
 Cited by
Chen, W. Y. : 'Overview of On-Chip Electrostatic Discharge protection design with SCR-Based devices in CMOS Integrated Circuits', IEEE Transactions on Device and Materials Reliability, 2005, 5, (2), pp. 235-249 crossref(new window)

Jang, S. L., and Li, S. H. : 'MOSFET triggering silicon controlled rectifiers for electrostatic discharge protection circuits', Solid State Electronics, 2001, 45, pp. 1799-1803 crossref(new window)

Ker, M. D., and Hsu, K. C. : 'Substrate-Triggered SCR device for On-Chip ESD protection in fully silicided Sub-0.25-${\mu}m$ CMOS process', IEEE Transactions on Electron Devices, 2003, 50 (2), pp. 397-405 crossref(new window)

Zhou, A. C., Wang, Y., and Jin, X. L. : 'Impact of Layout Skill to Improve ESD Holding Voltage of SCR Embeded Diode Structure', Proc. Int. Conf. on EIEE, Changsha, China, June 2012, Vol. 1, pp. 220-223

Chen, W. Y., Ker, M. D., and Jou , Y. N. : 'Source- Side engineering to increase holding voltage of LDMOS in a $0.5{\mu}m$ 16V BCD technology to avoid latch-up failure', Proc. Int. Conf. on IPFA, China, June 2009, Vol. 1, pp. 220-223

Yang, L., Wang, Y., Zhou, A., and Jin, X. L. : 'Design, fabrication and test of novel LDMOSSCR for improving holding voltage', Solid-State Electronics, 2015, 103 (2015), pp. 122-126. crossref(new window)

Ma, F., Zhang, B., Han, Y., Zheng, J., Song, B., Dong, S., Liang, H. : 'High Holding Voltage SCRLDMOS Stacking Structure With Ring-Resistance- Triggered Technique', IEEE Electron Device Letters, 2013, 34(9), pp. 1178-1180 crossref(new window)

Liu, Z. W., Liu, J. J., and Vinson, J. E : 'Silicon- Controlled Rectifier (SCR) device for high-voltage electrostatic discharge (ESD) applications', US Patent 0212323 Al, August. 27, 2009

Ryu, J. Y. , Kang, T. K.,and Shiheung , M. K.: 'Stacked SCR with high holding voltage', US Patent 7773356 B2, August. 10, 2010

Ko, J. H., Kim, H. G., Jeon, J. S. : 'Gate bounded diode triggered high holding voltage SCR clamp for on-chip ESD protection in HV ICs', IEEE 35th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), 2013, pp. 1-8

Dong, S. R., Jin, H., Miao, M., Wu, J., Liou, J. J. : 'Novel capacitance coupling complementary dualdirection SCR for high-voltage ESD', IEEE Electron Device Lett, 2012, 33, (5), pp.640-642 crossref(new window)