H. Seo, J. Heo, and T. Kim, "Clock skew optimization for maximizing time margin by utilizing flexible flip-flop timing," IEEE International Symposium on Quality Electronic Design, pp. 35-39, March, 2015.
T. Okumura and M. Hashimoto, "Setup time, hold time and clock-to-Q delay computation under dynamic supply noise," in Proceedings of IEEE Custom Integrated Circuits Conference, pp. 1-4, September 2010.
Open cell library, http://www.nangate.com/openlibrary, 2009.
G. Rao and E. Howick, "Apparatus for optimized constraint characterization with degradation options and associated methods," June 24 2003, US Patent 6,584,598.
S. Srivastava and J. Roychowdhury, "Interdependent latch setup/hold time characterization via Euler-Newton curve tracing on state-transition equations," in Proceedings of ACM/IEEE Design Automation Conference, pp. 136-141, June, 2007.
S. Srivastava and J. Roychowdhury, "Independent and interdependent latch setup/hold time characterization via newton-raphson solution and euler curve tracking of state-transition equations," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 5, pp. 817-830, May 2008.
E. Salman, A. Dasdan, F. Taraporevala, K. Kucukcakar, and E. Friedman, "Pessimism reduction in static timing analysis using interdependent setup and hold times," in Proceedings of IEEE International Symposium on Quality Electronic Design, pp. 159-164, March, 2006.
E. Salman and E. G. Friedman, "Utilizing interdependent timing constraints to enhance robustness in synchronous circuits," Microelectronics Journal, vol. 43, no. 2, pp. 119-127, February 2012.
E. Salman, A. Dasdan, F. Taraporevala, K. Kucukcakar, and E. Friedman, "Exploiting setup-holdtime interdependence in static timing analysis," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 6, pp. 1114-1125, June 2007.
S. Hatami, H. Abrishami, and M. Pedram, "Statistical timing analysis of flip-flops considering codependent setup and hold times," in Proceedings of ACM Great Lakes Symposium on VLSI, pp.101-106, May, 2008.
K-H. Ho, X-W. Shih, and J-H. R. Jiang, "Clock rescheduling for timing engineering change orders," in Proceedings of IEEE Asia and South Pacific Design Automation Conference, pp. 517-522, February, 2012.
N. Chen, B. Li, and U. Schlichtmann, "Iterative timing analysis based on nonlinear and interdependent flipflop modelling," IET Circuits, Devices and Systems, vol. 6, no. 5, pp. 330-337, Sep. 2012.
A. Kahng and H. Lee, "Timing margin recovery with flexible flip-flop timing model," in Proceedings of IEEE International Symposium on Quality Electronic Design, pp. 496-503, March, 2014.
MATLAB, version 188.8.131.522 (R2014a), The MathWorks Inc., 2014.
MOSEK ApS , "The MOSEK C optimizer API manual Version 7.1 (Revision 32)," http://docs.mosek.com/7.1/capi/index.html, 2015.