JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Low-Power Write-Circuit with Status-Detection for STT-MRAM
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Low-Power Write-Circuit with Status-Detection for STT-MRAM
Shin, Kwang-Seob; Im, Saemin; Park, Sang-Gyu;
  PDF(new window)
 Abstract
We report a STT-MRAM write-scheme, in which the length of the write-pulse is determined dynamically by sensing the status of MTJ cells. The proposed scheme can reduce the power consumption by eliminating unnecessary writing current after the switching has occurred. We also propose a reference cell design, which is optimized for the use in write-circuits. The performance of the proposed circuit was verified by SPICE level simulations of the circuit implemented in a CMOS process.
 Keywords
STT-MRAM;write-operation;reference cell;power saving;
 Language
English
 Cited by
 References
1.
W. S. Zhao, et al. "Design considerations and strategies for high-reliable STT-MRAM", Microelectronics Reliability, Vol. 51, No. 9-11, pp. 1454-1458, Sep.-Nov. 2011. crossref(new window)

2.
B. F. Cockburn "The emergence of high-density semiconductor-compatible spintronic memory", Proc. Inter. Conf. on MEMS, NANO and Smart Systems, pp. 321-326, Jul. 2003.

3.
K. Chun, et al. "A scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high density cache memory", IEEE J. Solid-State Circuits, Vol. 48, No. 2, pp. 598-610, Feb. 2013. crossref(new window)

4.
H. Yu, et al. "Cycling endurance optimization scheme for 1Mb STT-MRAM in 40nm technology", Inter. Solid-State Circuits Conf. (ISSCC) 2013, pp. 224-225, Feb. 17-21, 2013.

5.
T. Ohsawa, et al. "A 1.5nsec/2.1nsec random read/write cycle 1Mb STT-RAM using 6T2MTJ cell with background write for nonvolatile ememories", Symp. VLSI Technology 2013. 11-13, pp. C110-C111, June. 2013.

6.
D. Halupka, et al. "Negative-resistance read and write schemes for STT-MRAM in 0.13um CMOS", Inter. Solid-State Circuits Conf. (ISSCC) 2010, pp. 256-257, Feb. 7-11, 2010.

7.
Y. Lakys, et al. "Self-enabled "error-free" switching circuit for spin transfer torque MRAM and logic", IEEE Trans. Magnetics, Vol. 48, No. 9, pp. 2403-2406, Sep. 2012. crossref(new window)

8.
Z. Li, et al. "Thermally assisted magnetization reversal in the presence of a spin-transfer torque", Physical Review B, Vol. 69, 134416, Apr., 2004. crossref(new window)

9.
K. Ono, et al. "A disturbance-free read scheme and a compact stochastic-spin-dynamics-based MTJ circuit model for Gb-scale SPRAM", IEEE Inter. Electron Devices Meeting (IEDM) 2009, pp. 1-4, Dec., 2009.

10.
T. Kishi , et al. "Lower-current and fast switching of a perpendicular TMR for high speed and high density spin-transfer-torque MRAM", IEEE Inter. Electron Devices Meeting (IEDM) 2008, pp. 1-4, Dec., 2008

11.
Y. Chen, et al, "Design Margin Exploration of Spin-Transfer Torque RAM (STT-RAM) in Scaled Technologies", IEEE Trans. on VLSI Systems, Vol. 18, No. 12, pp. 1724-1734, Nov. 2009

12.
J. P. Kim, et al. "A 45nm 1Mb embeded STT-MRAM with design techniques to minimize readdisturbance", Symp. VLSI Circuits 2011, pp. 296-297, June, 2011.

13.
P. Zhou, et al., "Energy reduction for STT-RAM using early write termination", IEEE/ACM Inter. Computer-Aided Design (ICCAD) 2009, pp. 2-5 Nov., 2009

14.
T. Zheng, et al., "Variable-Energy Write STTRAM Architecture with Bit-Wise Write-Completion Monitoring", IEEE Inter. Symp. on Low Power Electronics and Design (ISLPED) 2013, pp. 229-234, Sep. 2013

15.
J. Kim, "A split-path sensing circuit for spin torque transfer MRAM", IEEE Trans. Circuits and Systems II, Vol. 61, No. 3, pp. 193-197, March, 2014 crossref(new window)

16.
Y. Zhang, et al. "Compact Modeling of Perpendicular-Anisotropy CoFeB/MgO Magnetic Tunnel Junctions", IEEE Trans. Electron Devices, Vol. 59, No. 3, pp.819-826, Mar., 2012 crossref(new window)

17.
J. A. Gubner, "Probability and Random Processes for Electrical and Computer Engineers", Cambrige University Press: Cambrige, 2008