Advanced SearchSearch Tips
High-Speed Low-Power Junctionless Field-Effect Transistor with Ultra-Thin Poly-Si Channel for Sub-10-nm Technology Node
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
High-Speed Low-Power Junctionless Field-Effect Transistor with Ultra-Thin Poly-Si Channel for Sub-10-nm Technology Node
Kim, Youngmin; Lee, Junsoo; Cho, Yongbeom; Lee, Won Jae; Cho, Seongjae;
  PDF(new window)
Recently, active efforts are being made for future Si CMOS technology by various researches on emerging devices and materials. Capability of low power consumption becomes increasingly important criterion for advanced logic devices in extending the Si CMOS. In this work, a junctionless field-effect transistor (JLFET) with ultra-thin poly-Si (UTP) channel is designed aiming the sub-10-nm technology for low-power (LP) applications. A comparative study by device simulations has been performed for the devices with crystalline and polycrystalline Si channels, respectively, in order to demonstrate that the difference in their performances becomes smaller and eventually disappears as the 10-nm regime is reached. The UTP JLFET would be one of the strongest candidates for advanced logic technology, with various virtues of high-speed operation, low power consumption, and low-thermal-budget process integration.
Si CMOS;low power consumption;junctionless field-effect transistor;ultra-thin poly-Si channel;device simulation;high-speed operation;low thermal budget;
 Cited by
O. Kononchuk and B.-Y. Nguyen, Silicon-On-Insulator (SOI) Technology: Manufacture and Applications, Woodhead Publishing, Cambridge, UK, 2014.

G. K. Celler and S. Cristoloveanu, "Frontiers of silicon-on-insulator," J. Appl. Phys., vol. 93, no. 9, pp. 4955 - 4978, May 2013.

M. Wu, X. Jin, H.-I. Kwon, R. Chuai, X. Liu, and J.-H. Lee, "The Optimal Design of Junctionless Transistors with Double-Gate Structure for reducing the Effect of Band-to-Band Tunneling," J. Semicond. Technol. Sci., vol. 13, no. 3, pp. 245-251, Jun. 2013. crossref(new window)

H. Nam, G. S. Lee, H. Lee, I. J. Park, and C. Shin, "Analysis of Random Variations and Variation-Robust Advanced Device Structures," J. Semicond. Technol. Sci., vol. 14, no. 1, pp. 8 - 22, Feb. 2014. crossref(new window)

S. Y. Kim, J. H. Seo, Y. J. Yoon, G. M. Yoo, Y. J. Kim, H. R. Eun, H. S. Kang, J. Kim, S. Cho, J.-H. Lee, and I. M. Kang, "Design and Analysis of Sub-10 nm Junctionless Fin-Shaped Field-Effect Transistors," J. Semicond. Technol. Sci., vol. 14, no. 5, pp. 508 - 517, Oct. 2014. crossref(new window)

S. Cho, K. R. Kim, B.-G. Park, and I. M. Kang, "Optimum Design of Junctionless MOSFET Based on Silicon Nanowire Structure and Analysis on Basis RF Characteristics," IEEK Journal (SD), vol. 47, no. 10, pp. 14 - 22, Oct. 2010.

International Technology Roadmap for Semiconductors (ITRS), 2013 Edition. Online available at

J. P. Colinge, C. W. Lee, N. D. Akhavan, R. Yan, I. Ferain, P. Razavi, A. Kranti, and R. Yu, Junctionless Transistors: Physics and Properties, Springer-Verlag, Berlin, Germany, 2011.

Atlas User's Manual: Device Simulation Software, Silvaco, Inc., Oct. 12, 2015.

S. A. Hareland, S. Jallepalli, G. Chindalore, W.-K. Shih, A. F. Tasch, Jr., and C. M. Maziar, "A Simple Model for Quantum Mechanical Effects in Hole Inverson Layers in Silicon PMOS Device," IEEE Trans. Electron Devices, vol. 44, no. 7, pp. 1172 - 1173, Jul. 1997. crossref(new window)

M. I. Idris, F. Arith, S. A. M. Chachuli, H. H. M. Yusof, and M. M. Ismail, "Universal Mobility-Field Curves For Electrons In Polysilicon Inversion Layer," Int. J. Eng. & Compt. Sci., vol. 13, no. 05, pp. 36 - 40, Oct. 2013.

M. Wang, M. Wong, X. Shi, and D. Zhang, "Effective Channel Mobility of Poly-Silicon Thin Film Transistors," Proc. IEEE Solid-State and Integrated Circuit Technology (ICSICT), pp. 1395-1397, Shanghai, China, Oct. 2006.

T. Katoh, "Characteristics of MOSFET's on Large-Grain Polysilicon Films," IEEE Trans. Electron Devices, vol. 35, no. 7, pp. 923 - 928, Jul. 1998.

N. Gupta, B. P. Tyagi, "Effect of grain size on the mobility and transfer characteristics of polysilicon thin-film transistors," Indian J. Pure Appl. Phys., vol. 42, no. 7, pp. 528 - 532, Jul. 2004.