D. Hisamoto, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T.-J. King, J. Bokor, and C. Hu, "FinFET-A selfaligned double-date MOSFET scalable to 20 nm," IEEE Trans. Electron Devices, vol. 47, no. 12, pp. 2320-2325, Dec. 2002.
X. Huang, W. C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, H. Takeuchi, Y. K. Choi, K. Asano, V. Subramanian, T.-J. King, J. Bokor, and C. Hu, "Sub-50 nm P-channel FinFET," IEEE Trans. Electron Devices, vol. 48, no. 5, pp. 880-886, May 2001.
B. Nikolic, C. Shin, M. Cho, X. Sun, T. King and B. Nguyen, "SRAM Design in Fully-Depleted SOI Technology," in SOI conference, pp. 1707-1710, Oct. 2009.
C. Shin, M. Cho, Y. Tsukamoto, B. Nguyen, C. Mazure, B. Nikoli'c, and T. King "Performance and Area Scaling Benefits of FD-SOI Technology for 6-T SRAM Cells at the 22-nm Node," IEEE Trans. Electron Devices., vol. 57, no. 6, pp. 1301-1309, Jun. 2010.
X. Duan, C. Niu, V. Sahi, J. Chen, J. W. Parce, S. Empedocles, and J. L. Goldman, "High-performance thin-film transistors using semiconductor nanowires and nanoribbons," Nature, vol. 425, no. 6955, pp. 274-278, Sep. 2003.
E. Leobandung, J. Gu, L. Guo, and S. Y. Chou, "Wire-channel and wrap-around-gate metal-oxidesemiconductor field-effect transistors with a significant reduction of short channel effects," J. Vac. Sci. Technol. B, Microelectron. Process. vol. 15, no. 6, pp. 2791-2794, Nov/Dec 1997.
H. T. Ng, J. Han, T. Yamada, P. Nguyen, W. P. Chen, and M. Meyyappan, "Single Crystal Nanowire Vertical Surround-Gate Field Effect Transistor", Nano Lett, vol. 4, no. 7, pp. 1247-1252, Jul. 2004.
J. Xiang, W. Lu, Y. Hu, H. Yan and C. M. Lieber, "Ge/Si Nanowire Heterostructures as High Performance Field Effect Transistors," Nature Lett, vol. 441, pp. 489-493, May 2006.
J. P. Colinge, M. H. Gao, A. R. Rodriguez, H. Maes, and C. Claeys, "Silicon-on-insulator: Gateall- around device," in IEDM Tech. Dig., pp. 595-598, Dec. 1990.
S. Monfray, T. Skotniki, Y. Morand, S. Descombes, P. Coronel, P. Mazoyer, S. Harrison, P. Ribot, A. Talbot, D. Dutartre, M. Haond, R. Palla, Y. Le Friec, F. Leverd. M. E. Nier, C. Vizioz, and D. Louis, "50 nm-gate all around (GAA)-silicon on nothing (SON)-devices: A simple way to cointegration of GAA transistors with bulk MOSFET process," in VLSI Symp. Tech. Dig., pp. 108-109, Jun. 2002.
J. Franco, B. Kaczer, M. T. Luque, M. F. Bukhori, P. J. Roussel, T. Grasser, A. Asenov and G. Groeseneken, "Impact of Individual Charged Gate Oxide Defects on the Entire Id-Vg Characteristic of Nanoscaled FETs", IEEE Electron device letters, vol. 33, no. 6, 779-781, Jun. 2012.
J. Franco, B. Kaczer, M. T. Luque, P. J. Roussel, J. Mitard, L. A. Ragnarsson, L. Witters, T. Chiarella, M. Togo, N. Horiguchi, G. Groeseneken, M. F. Bukhori, T. Grasser and A. Asenov, "Impact of charged gate oxide defects on the performance and scaling of nanoscaled FETs," IEEE Int. Rel. Phys. Symp, pp. 5A.4.1-5A.4.6, 2012.
K. Fukuda, Y. Shimizu, K. Amemiya, M. Kamoshida, and C. Hu: "Random Telegraph Noise in Flash Memories-Model and Technology Scaling," IEEE IEDM Tech. Dig., pp. 169-172, Dec. 2007.