C. S. Hwang and C. Y. Yoo. "Atomic layer deposition for semiconductors," Springer, 2014.
S. Raoux, et al, "Phase-change random access memory: A scalable technology," IBM Journal of Research and Development, Vol.52, No.4, pp.465-479, Jul., 2008.
G. Duan and S. Wang, "Exploiting narrow-width values for improving non-volatile cache lifetime," In Proceedings of the Conference on Design, Automation and Test in Europe, pp.52:1-52:4, Mar., 2014.
Y. Joo, D. Niu, X. Dong, G. Sun, N. Chang, and Y. Xie, "Energy-and endurance-aware design of phase change memory caches," In Proceedings of the Conference on Design, Automation and Test in Europe, pp.136-141, Apr., 2010.
S. Wang, J. Hu, and S. G. Ziavras, "On the characterization and optimization of on-chip cache reliability against soft errors," IEEE Transactions on Computers, vol.58, no.9, pp.1171-1184, Sept., 2009.
S. Cho and H. Lee, "Flip-n-write: a simple deterministic technique to improve pram write performance, energy and endurance," In Microarchitecture, 42nd Annual IEEE/ACM International Symposium on, pp. 347-35, Dec., 2009.
Y. Fang, H. Li, and X. Li, "Softpcm: Enhancing energy efficiency and lifetime of phase change memory in video applications via approximate write," In Test Symposium (ATS), 2012 IEEE 21st Asian, pp.131-136, Nov., 2012.
A. N. Jacobvitz, R. Calderbank, and D. J. Sorin, "Coset coding to extend the lifetime of memory," In High Performance Computer Architecture (HPCA2013), pp.222-233, Feb., 2013.
T. J. Ham, B. K. Chelepalli, N. Xue, and B. C. Lee, "Disintegrated control for energy-efficient and heterogeneous memory systems," In High Performance Computer Architecture (HPCA2013), pp.424-435, Feb., 2013.
H. A. Khouzani, C. Yang, and J. Hu, "Improving performance and lifetime of dram-pcm hybrid main memory through a proactive page allocation strategy," In Design Automation Conference (ASPDAC), 20th Asia and South Pacific, pp.508-513, Jan., 2015.
W. Hwang and K. Park, "Hmmsched: hybrid main memory-aware task scheduling on multicore system," In Proceedings of international conference on future computational technologies and applications, pp.39-48, May, 2013.
J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H.-M. Sha, "Write activity reduction on nonvolatile main memories for embedded chip multiprocessors," ACM Transactions on Embedded Computing Systems (TECS), Vol.12, No.3, pp.9:1-9:25, Apr., 2013.
F. Xia, D. Jiang, J. Xiong, M. Chen, L. Zhang, and N. Sun, "DWC: Dynamic write consolidation for phase change memory systems," In Proceedings of the 28th ACM international conference on Supercomputing, pp.211-220. Dec., 2014.
Y. Huang, T. Liu, and C. J. Xue, "Register allocation for write activity minimization on nonvolatile main memory for embedded systems," Journal of Systems Architecture, Vol.58, No.1, pp.13-23, Jan., 2012.
X. Dong, C. Xu, Y. Xie, and N. P. Jouppi, "Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Vol.31, No.7, pp.994-1007, July, 2012.
J. Power, J. Hestness, M. Orr, M. Hill, and D. Wood, "Gem5-gpu: A Heterogeneous CPU-GPU Simulator," IEEE Computer Architecture Letters, Vol.14. No.1, pp.34-36, Jan., 2015.
J. L. Henning, "Spec CPU2006 benchmark descriptions," ACM SIGARCH Computer Architecture News, Vol.34, No.4, pp.1-17, Sept., 2006.
Intel core i7 processor, "http://www.intel.com/products/processor/corei7/specifications.htm," accessed 1-Jan-2016.