JOURNAL BROWSE
Search
Advanced SearchSearch Tips
A 32-Gb/s Inductorless Output Buffer Circuit with Adjustable Pre-emphasis in 65-nm CMOS
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
A 32-Gb/s Inductorless Output Buffer Circuit with Adjustable Pre-emphasis in 65-nm CMOS
Tanaka, Tomoki; Kishine, Keiji; Tsuchiya, Akira; Inaba, Hiromi; Omoto, Daichi;
  PDF(new window)
 Abstract
Optical communication systems are rapidly spread following increases in data traffic. In this work, a 32-Gb/s inductorless output buffer circuit with adjustable pre-emphasis is proposed. The proposed circuit consists of an output buffer circuit and an emphasis circuit. The emphasis circuit emphasizes the high frequency components and adds the characteristics of the output buffer circuit. We proposed a design method using a small-signal equivalent-circuit model and designed the compensation characteristics with a 65-nm CMOS process in detail using HSPICE simulation. We also realized adjustable emphasis characteristics by controlling the voltage. To confirm the advantages of the proposed circuit and the design method, we fabricated an output buffer IC with adjustable pre-emphasis. We measured the jitter and eye height with a 32-Gb/s input using the IC. Measurement results of double-emphasis showed that the jitter was 14% lower, and the eye height was 59% larger than single-emphasis, indicating that our proposed configuration can be applied to the design of an output buffer circuit for higher operation speed.
 Keywords
32 Gb/s;Output buffer;Pre-emphasis;65-nm CMOS;
 Language
English
 Cited by
 References
1.
IEEE 802.3ba 40 Gb/s and 100 Gb/s Ethernet Task Force Public Area, [Online]. Available: http://www.ieee802.org/3/ba/public/index.html

2.
C. Cole, "100-Gb/s and Beyond Ethernet Optical Interfaces," OptoElectronics and Communications Conference (OECC), pp. 108-109, 5-9 Jul. 2010.

3.
P. Heydari, et al., "Design of Ultrahigh-Speed Low-Voltage CMOS CML Buffers and Latches," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.12, No.10, pp.1081-1093, Oct. 2004. crossref(new window)

4.
M. Kao, et al., "A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18-m CMOS Technology," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.17, No.5, pp.688-696, May. 2009. crossref(new window)

5.
T. Nishimura, IEEE P802.3bj 100 Gb/s Backplane and Copper Cable Task Force, Connector for IEEE802.3bj MDI and Future Multi-hundred Gb/s System, May. 2012, [Online]. Available: http://www.ieee802.org/3/bj/public/may12/nishimura_01a_0512.pdf

6.
P. Westergaard et al., "A 1.5V 20/30 Gb/s CMOS backplane driver with digital pre-emphasis", Proc. of Custom Integrated Circuits Conference, pp. 23-26, Oct. 2004.

7.
S. Galal, et al., "40-Gb/s amplifier and ESD protection circuit in $0.18-{\mu}m$ CMOS technology," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2389-2396, Dec. 2004. crossref(new window)

8.
P. Park, et al., "A 20-Gb/s Coaxial Cable Receiver Analog Front-End in 90-nm CMOS Technology," Proc. IEEE Asian Solid-State Circuits Conference, pp. 225-228, Nov. 2008.

9.
T. Takemoto, et al., "A 4$\times$ 25-to-28Gb/s 4.9mW/Gb/s-9.7dBm High-Sensitivity Optical Receiver Based on 65nm CMOS for Board-to-Board Interconnects," ISSCC Dig. Tech. Papers, pp. 118-119, Feb. 2013.

10.
H. Wakita, et al., "A study of pre-emphasis circuit for 28-Gbit/s-class driver IC," The Institute of Electronics, Information and Communication Engineers (IEICE), p. 70, Mar. 2013.

11.
T. Tanaka, et al., "25-Gb/s inductorless output buffer circuit with a pre-emphasis in 65-nm CMOS," International SoC Design Conference (ISOCC), pp. 94-95, Nov. 2014. Article (CrossRef Link)