JOURNAL BROWSE
Search
Advanced SearchSearch Tips
FinFET SRAM Cells with Asymmetrical Bitline Access Transistors for Enhanced Read Stability
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
FinFET SRAM Cells with Asymmetrical Bitline Access Transistors for Enhanced Read Stability
Salahuddin, Shairfe Muhammad; Kursun, Volkan; Jiao, Hailong;
  PDF(new window)
 Abstract
Degraded data stability, weaker write ability, and increased leakage power consumption are the primary concerns in scaled static random-access memory (SRAM) circuits. Two new SRAM cells are proposed in this paper for achieving enhanced read data stability and lower leakage power consumption in memory circuits. The bitline access transistors are asymmetrically gate-underlapped in the proposed SRAM cells. The strengths of the asymmetric bitline access transistors are weakened during read operations and enhanced during write operations, as the direction of current flow is reversed. With the proposed hybrid asymmetric SRAM cells, the read data stability is enhanced by up to 71.6% and leakage power consumption is suppressed up to 15.5%, while displaying similar write voltage margin and maintaining identical silicon area as compared to the conventional memory cells in a 15 nm FinFET technology.
 Keywords
FinFET devices;Underlap;SRAM cell;Memory cache;Data stability;Write voltage margin;
 Language
English
 Cited by
 References
1.
S. A. Tawfik and V. Kursun, J. Low Power Electronics, 5, 497 (2009). [DOI: http://dx.doi.org/10.1166/jolpe.2009.1048] crossref(new window)

2.
S. A. Tawfik, Z. Liu, and V. Kursun, 2007 Independent-gate and tied-gate FinFET SRAM circuits: design guidelines for reduced area and enhanced stability IEEE Int. Conf. Microelectronics, 171 (2007). [DOI: http://dx.doi.org/10.1109/icm.2007.4497686]

3.
S. A. Tawfik and V. Kursun, 2008 Work-function engineering for reduced power and higher integration density: an alternative to sizing for stability in FinFET memory circuits IEEE Int. Symp. Circuits and Systems, 788 (2008). [DOI: http://dx.doi.org/10.1109/iscas.2008.4541536] crossref(new window)

4.
S. A. Tawfik and V. Kursun, Low-power and robust six-FinFET memory cell using selective gate-drain/source overlap engineering IEEE Int. Symp. on Integrated Circuits, 244 (2009).

5.
Process integration, devices, and structures (PIDS-2010). The International Technology Roadmap for Semiconductors (www.itrs.net).

6.
Atlas user manual. Devedit user manual. Clever user manual. www.silvaco.com.

7.
S. Yu, Y. Zhao, G. Du, J. Kang, R. Han, and X. Liu, Semiconductor Science and Technology, 24, 025005 (2009). [DOI: http://dx.doi.org/10.1088/0268-1242/24/2/025005] crossref(new window)

8.
K. Endo, S. O'uchi, Y. Ishikawa, Y. Liu, T. Matsukawa, M. Masahara, K. Sakamoto, J. Tsukada, K. Ishii, H. Yamauchi, and E. Suzuki, Applied Physics Express, 2, 054502 (2009). [DOI: http://dx.doi.org/10.1143/APEX.2.054502] crossref(new window)

9.
R. A. Kranti and G. A. Armstrong, Semiconductor Science and Technology, 23, 075049 (2008). [DOI: http://dx.doi.org/10.1088/0268-1242/23/7/075049] crossref(new window)

10.
D. Qing and L. Yinyin, Journal of Semiconductors, 34, 045008 (2013). crossref(new window)

11.
B. Na and L. Baitao, Journal of Semiconductors, 33, 065008 (2012). crossref(new window)

12.
R. K. Singh, N. K. Shukla, and M. Pattanaik, Journal of Semiconductors, 33, 055001 (2012). crossref(new window)

13.
A. Goel, IEEE T. Electron Devices, 58, 296 (2011). [DOI: http://dx.doi.org/10.1109/TED.2010.2090421] crossref(new window)

14.
A. Kranti and G. A. Armstrong, J. Microelectronic Engineering, 84, 2775 (2007). [DOI: http://dx.doi.org/10.1016/j.mee.2007.01.157] crossref(new window)

15.
D. Kadosh, M. I. Gradner, M. Duane, J. D. Check, F. N. Hause, R. Dawson, and B. T. Moore, Asymmetrical transistor structure US Patent 6104064 (2000).

16.
T. Horiuchi, T. Homma, Y. Murao, and K. Okumura, IEEE T. Electron Devices, 41, 186 (1994). [DOI: http://dx.doi.org/10.1109/16.277381] crossref(new window)

17.
J. Yang, H. R. Harris, M. M. Hussain, B. Sassman, H. Tseng, and R. Jammy, IEEE Symp. VLSI Technology, Systems, and Applications, 20 (2008).

18.
C. H. Lin, IEEE Int. Symp. VLSI Technology, 15 (2012).

19.
N. Gierczynski, B. Borot, N. Planes, and H. Brut, IEEE Int. Conf. Microelectronic Test Structures, 97 (2007).

20.
B. Black, IEEE/ACM Int. Symp. Microarchitecture, 469-479 (2006).

21.
S. A. Tawfik and V. Kursun, IEEE T. Electron Devices, 55, 60 (2008). [DOI: http://dx.doi.org/10.1109/TED.2007.911039] crossref(new window)

22.
J. G. Fossum, M. M. Chowdhury, V. P. Trivedi, T. J. King, and Y. K. Choi, IEEE Int. Electron Devices Meeting, 679 (2003).

23.
J. Yang, P. M. Zeitzoff, and H. Tseng, IEEE T. Electron Devices, 54, 1464 (2007). [DOI: http://dx.doi.org/10.1109/TED.2007.896387] crossref(new window)

24.
P. A. Stolk, IEEE Int. Electron Devices Meeting, 215 (2001).

25.
F. Boeuf, IEEE Int. Electron Devices Meeting, 637 (2001).

26.
B. Yu, IEEE Int. Electron Devices Meeting, 251 (2002).

27.
N. Miura, Y. Domae, T. Sakata, M. Watanabe, T. Okamura, T. Chiba, K. Fukuda, and J. Ida, IEEE Int. SOI Conference, 176 (2005).

28.
H. Zhu and V. Kursun, IEEE T. Circuits and Systems I, 61, 2013 (2014). [DOI: http://dx.doi.org/10.1109/TCSI.2014.2304661] crossref(new window)

29.
Y. X. Liu, K. Endo, S. O'uchi, J. Tsukada, H. Yamauchi, Y. Ishikawa, K. Sakamoto, T. Matsukawa, M. Masahara, T. Kamei, T. Hayashida, and Ogura, European Solid-8 Device Research Conference, 202 (2010).

30.
Y. Wang, P. Huang, Z. Xin, L. Zeng, X. Liu, G. Du, and J. Kang, Japanese Journal of Applied Physics, 53, 04EC05 (2014). [DOI: http://dx.doi.org/10.7567/JJAP.53.04EC05] crossref(new window)

31.
S. M. Salahuddin, J. Hailong, and V. Kursun, IEEE Int. Symp. Quality Electronic Design, 353 (2013).

32.
S. M. Salahuddin, J. Hailong, and V. Kursun, IEEE Int. Symp. Circuits and Systems, 2331 (2013).

33.
S. M. Salahuddin, J. Hailong, and V. Kursun, IEEE Int. Conf. Electron Devices and Solid-State Circuits, 1 (2013).