JOURNAL BROWSE
Search
Advanced SearchSearch Tips
High Speed 8-Parallel Fft/ifft Processor using Efficient Pipeline Architecture and Scheduling Scheme
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
High Speed 8-Parallel Fft/ifft Processor using Efficient Pipeline Architecture and Scheduling Scheme
Kim, Eun-Ji; SunWoo, Myung-Hoon;
  PDF(new window)
 Abstract
This paper presents a novel eight-parallel 128/256-point mixed-radix multi-path delay commutator (MRMDC) FFT/IFFT processor for orthogonal frequency-division multiplexing (OFDM) systems. The proposed FFT architecture can provide a high throughput rate and low hardware complexity by using an eight-parallel data-path scheme, a modified mixed-radix multi-path delay commutator structure and an efficient scheduling scheme of complex multiplications. The efficient scheduling scheme can reduce the number of complex multipliers at the second stage from 88 to 40. The proposed FFT/IFFT processor has been designed and implemented with the 90nm CMOS technology. The proposed eight-parallel FFT/IFFT processor can provide a throughput rate of up to 27.5Gsample/s at 430MHz.
 Keywords
O-OFDM;UWB;FFT;Mixed-radix;MDC;
 Language
Korean
 Cited by
1.
DIT Radix-4 FFT 구현을 위한 저전력 Butterfly 구조,장영범;이상우;

한국통신학회논문지, 2013. vol.38A. 12, pp.1145-1147 crossref(new window)
2.
새로운 DIT Radix-4 FFT 구조 및 구현,장영범;이상우;

한국산학기술학회논문지, 2015. vol.16. 1, pp.683-690 crossref(new window)
3.
새로운 DIT Radix-8 FFT 나비연산기 구조,장영범;

한국산학기술학회논문지, 2015. vol.16. 8, pp.5579-5585 crossref(new window)
 References
1.
M. K. A. Aziz, P. N. Fletcher, and A. R. Nix, "Performance analysis of IEEE 802.11n solutions combining MIMO architectures with iterative decoding and sub-optimal ML detection via MMSE and zero forcing GIS solutions," IEEE Wireless Communications and Networking Conference, 2004, Vol.3, pp.1451-1456, Mar. 2004.

2.
WiMAX Forum, Mobile WiMAX-Part I: A technical overview and performance evaluations, Feb. 21, 2006.

3.
T. Domain, "UWB applications, demonstration & regulatory update," Sept 2001 Workshop, March 2001.

4.
IEEE 802.15.3c-2009: Part 15.3: Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for High Rate Wireless Personal Area Networks (WPANs).

5.
W. Shieh, Q. Yang, and Y. Ma, "107 Gb/s coherent optical OFDM transmission over 1000-km SSMF fiber using orthogonal band multiplexing," Opt. Express, Vol.16, No.9, pp.6378-6386, Apr. 2008. crossref(new window)

6.
S. L. Jansen, I. Morita, T. C. W. Schenk, N. Takeda, and H. Tanaka, "Coherent optical 25.8-Gb/s OFDM transmission over 4160-km SSMF," IEEE J. Lightw .Technol., Vol.26, No.1, pp.6-15, Jan. 2008. crossref(new window)

7.
S. Huang and S. Chen, "A green FFT processor with 2.5-GS/s for IEEE 802.15.3c (WPANs)," in Proc. Int. Conf. Green Circuits and Systems, Jun. 2010, pp.9-13.

8.
B. G. Jo and M. H. Sunwoo, "New continuous-flow mixed radix (CFMR) FFT using novel in-place strategy," IEEE Trans. Circuits Syst., Vol.52, pp.911-919, May. 2005. crossref(new window)

9.
Y. W. Lin, H. Y. Liu and C. Y. Lee, "A 1 GS/s FFT/IFFT processor for UWB applications," IEEE J. Solid-State Circuits, Vol.40, pp.1726-2005.

10.
M. Shin, H. Lee, "A high-speed four-parallel $radix-2^4$ FFT/IFFT processor for UWB applications," in Proc. IEEE Int. Symp. Circuits and Systems, May 2008, pp.960-963.

11.
Song-Nien Tang, Jui-Wei Tsai, and Tsin-Yuan Chang, "A 2.4GS/s FFT Processor for OFDM-Based WPAN Applications," IEEE Trans. Circuits Syst, Vol.57, No.6, pp.451-455, Jun. 2010. crossref(new window)

12.
He Shousheng and M. Torkelson, "Designing pipeline FFT processor for OFDM (de)modulation," in Proc. Int. Symp. Signals, Systems, and Electronics, 29 Sep.-2 Oct. 1998, pp.257-262.

13.
Y. Jung, H. Yoon, and J. Kim, "New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications," IEEE Trans. Consum. Electron. ,Vol.49, No.1, pp.14-20, 2003. crossref(new window)

14.
M. Jaber and D. Massicotte, "A New FFT Concept for Efficient VLSI Implemantation: Part I - Butterfly Processing Element," in Proc. IEEE Int. Conf. Digital Signal Processing, Jul. 2009, pp.1-6.

15.
Chen-Ming Chung, Shuenn-Shyang Wang and Chien-Sung Li, "Area-efficient architectural design of Radix-4 Pipeline Fast Fourier Transform processor," in Proc. Workshop on Consumer Electronics and Signal Processing, Nov. 2004, pp.1-4.