Advanced SearchSearch Tips
Adaptive Quantization Scheme for Multi-Level Cell NAND Flash Memory
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Adaptive Quantization Scheme for Multi-Level Cell NAND Flash Memory
Lee, Dong-Hwan; Sung, Wonyong;
  PDF(new window)
An adaptive non-uniform quantization scheme is proposed for soft-decision error correction in NAND flash memory. Even though the conventional maximizing mutual information (MMI) quantizer shows the optimal post-FEC (forward error correction) bit error rate (BER) performance, this quantization scheme demands heavy computational overheads due to the exhaustive search to find the optimal parameter values. The proposed quantization scheme has a simple structure that is constructed by only six parameters, and the optimal values of them are found by maximizing the mutual information between the input and the output symbols. It is demonstrated that the proposed quantization scheme improves the BER performance of soft-decision decoding with only small computational overheads.
NAND flash memory;Quantizer;Maximum mutual information (MMI);Error correcting code (ECC);
 Cited by
멀티 레벨 낸드 플래시 메모리용 연판정 복호를 수행하는 이진 ECC 설계를 위한 EM 알고리즘,김성래;신동준;

한국통신학회논문지, 2014. vol.39A. 3, pp.127-139 crossref(new window)
멀티채널과 멀티웨이 구조의 NAND 플래시 SSD를 위한 효율적인 웨어레벨링 알고리듬,김동호;황선영;

한국통신학회논문지, 2014. vol.39B. 7, pp.425-432 crossref(new window)
On the Characteristics of MSE-Optimal Symmetric Scalar Quantizers for the Generalized Gamma, Bucklew-Gallagher, and Hui-Neuhoff Sources,이재건;나상신;

한국통신학회논문지, 2015. vol.40. 7, pp.1217-1233 crossref(new window)
W. Liu, J. Rho, and W. Sung, "Low-power high-throughput BCH error correction VLSI design for multi-level cell NAND flash memories," in Proc. IEEE Workshop Signal Process. Syst. Design Implementation (SIPS), pp. 303-308, Banff, Canada, Oct. 2006.

B. Chen, X. Zhang, and Z. Wang, "Error correction for multi-level NAND flash memory using Reed-Solomon codes," in Proc. IEEE Workshop Signal Process. Syst. (SiPS), pp. 94-99, Washington D.C., U.S.A., Oct. 2008.

G. Dong, N. Xie, and T. Zhang, "On the use of soft-decision error correction codes in NAND flash memory," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 2, pp. 429-439, Feb. 2011. crossref(new window)

C. Yang, Y. Emre, and C. Chakrabarti, "Product code schemes for error correction in MLC NAND flash memories," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 12, pp. 2302-2314, Dec. 2012. crossref(new window)

J. Wang, T. Courtade, H. Shankar, and R. Wesel, "Soft information for LDPC decoding in flash: Mutual-information optimized quantization," in Proc. IEEE Global Commun. Conf. (GLOBECOM 2011), pp. 1-6, Houston, U.S.A., Dec. 2011.

D. Lee and W. Sung, "Estimation of NAND flash memory threshold voltage distribution for optimum soft-decision error correction," IEEE Trans. Signal Process., vol. 61, no. 2, pp. 440-449, Jan. 2013. crossref(new window)

J. Cho, J. Kim, and W. Sung, "Optimal output quantization of binary input AWGN channel for belief-propagation decoding of LDPC codes," in Proc. IEEE Workshop on Signal Process. Syst. (SiPS), pp. 282-287, Quebec City, Canada, Oct. 2012.

J. Kim, D. Lee, and W. Sung, "Performance of rate 0.96 (68254, 65536) EG-LDPC code for NAND flash memory error correction," in Proc. IEEE Int. Conf. Commun. (ICC), pp. 7029-7033, Ottawa, Canada, June 2012.

G. Dong, Y. Pan, N. Xie, C. Varanasi, and T. Zhang, "Estimating information-theoretical NAND flash memory storage capacity and its implication to memory system design space exploration," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 9, pp. 1705-1714, Sep. 2012. crossref(new window)

D. Lee and W. Sung, "Monte Carlo simulation of NAND flash memory channel in the presence of cell to cell interference," in Proc. KICS Winter Conf., pp. 407-407, Yongpyoung, Korea, Feb. 2011.

K.-D. Suh B.-H. Suh, Y.-H. Lim, J.-K. Kim, Y.-J. Choi, Y.-N. Koh, S.-S. Lee, S.-C. Kwon, B.-S. Choi, J.-S. Yum, J.-H. Choi, J.-R. Kim, and H.-K. Lim, "A 3.3 V 32 MB NAND flash memory with incremental step pulse programming scheme," IEEE J. Solid-State Circuits, vol. 30, no. 11, pp. 1149-1156, Nov. 1995. crossref(new window)