JOURNAL BROWSE
Search
Advanced SearchSearch Tips
A Study on Multi-criteria Trade-off Structure between Throughput and WIP Balancing for Semiconductor Scheduling
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
  • Journal title : Korean Management Science Review
  • Volume 32, Issue 4,  2015, pp.69-80
  • Publisher : The Korean Operations and Management Science Society
  • DOI : 10.7737/KMSR.2015.32.4.069
 Title & Authors
A Study on Multi-criteria Trade-off Structure between Throughput and WIP Balancing for Semiconductor Scheduling
Kim, Kwanghee; Chung, Jaewoo;
  PDF(new window)
 Abstract
The semiconductor industry is one of those in which the most intricate processes are involved and there are many critical factors that are controlled with precision in those processes. Naturally production scheduling in the semiconductor industry is also very complex and studied by the industry and academia for many years; however, still there are many issues left unclear in the problem. This paper proposes an multi-objective optimization-based scheduling method for semiconductor fabrication(fab). Two main objectives are throughput maximization and meeting target production quantities. The first objective aims to reduce production cost, especially the fixed cost incurred by a large investment constructing a new fab facility. The other is meeting customer orders on time and also helps a fab maintain stable throughput through controlled WIP balancing in the long run. The paper shows a trade-off structure between the two objectives through experimental studies, which provides industrial practitioners with useful references.
 Keywords
Semiconductor Fab Scheduling;Production Scheduling;Multi-criteria Optimization;Mixed Integer Programming;
 Language
Korean
 Cited by
 References
1.
김여근, 이상선, "다목적을 갖는 혼합모델 조립라인의 밸런싱과 투입순서를 위한 공생 진화알고리즘", 한국경영과학회지, 제35권, 제3호(2010), pp.25-43.

2.
김광희, "다목적함수 기반 반도체 생산 공정 스케줄링을 통한 공급사슬관리의 최적화 연구", 경북대학교 경영학석사 학위논문, 2013.

3.
정재우, 허연호, "운송시간의 예측을 통한 물류정체 통제 모형", 경영과학, 제29권, 제1호(2012), pp.131-141.

4.
주병준, 김영대, 방준영, "대기시간 제약을 고려한 반도체 웨이퍼 생산공정의 스케쥴링 알고리듬", 대한산업공학회지, 제35권, 제4호(2009), pp.266-279.

5.
Bukchin, J. and M. Masin, "Multi-objective lot splitting for a single product m-machine flowshop line," IIE Transactions, Vol.36, No.2(2003), pp.191-202.

6.
Bukchin, J. and M. Masin, "Multi-objective lot splitting for a single product m-machine flowshop line," IIE Transactions, Vol.36, No.2(2004), pp.191-202. crossref(new window)

7.
Cho, H.M., S.J. Bae, J. Kim, and I.J. Jeong, "Bi-objective scheduling for reentrant hybrid flow shop using pareto," Computers and Industrial Engineering, Vol.61, No.3(2011), pp.529-541. crossref(new window)

8.
Chung, J. and J. Jang, "A WIP balancing procedure for throughput maximization in semiconductor fabrication," IEEE Transactions on Semiconductor Manufacturing," Vol.22, No.3(2009), pp.381-390. crossref(new window)

9.
Cochran, J.K. and H.N. Chen, "Generating daily production plans for complex manufacturing facilities using multi-objective genetic algorithms," International Journal of Production Research, Vol.40, No.16(2002), pp.4147-4167. crossref(new window)

10.
Cochran, J.K., S.M. Horng, and J.W. Fowler, "A multi-population genetic algorithm to solve multi-objective scheduling problems for parallel machines," Computers and Operations Research, Vol.30, No.7(2003), pp.1087-1102. crossref(new window)

11.
Guo, R.S., D.M. Chiang, and F.Y. Pai, "Multi-objectives exception management model for semiconductor back-end environment under turnkey service," Production Planning and Control, Vol.18, No.3(2007), pp.203-216. crossref(new window)

12.
Gupta, A.K. and A.I. Sivakumar, "Single machine scheduling with multiple objectives in semiconductor manufacturing," International Journal of Advanced Manufacturing Technology, Vol.26, No.9-10(2005), pp.950-958. crossref(new window)

13.
Kim, S., S.H. Yea, and B. Kim, "Shift scheduling for steppers in the semiconductor wafer fabrication process," IIE Transactions, Vol.34, No.2(2002), pp.167-178.

14.
Lee, Y.H., "Supply chain model for the semiconductor industry of global market," Journal of Systems Integration, Vol.10, No.3(2001), pp. 189-206. crossref(new window)

15.
Lee, Y.H., J. Park, and S. Kim, "Experimental study on input and bottleneck scheduling for a semiconductor fabrication line," IIE Transactions, Vol.34(2001), pp.79-190.

16.
Liu, H., Z. Jiang, and R.Y. Fung, "Performance modeling, real-time dispatching and simulation of wafer fabrication systems using timed extended object-oriented Petri nets," Computers and Industrial Engineering, Vol.56, No.1 (2009), pp.121-137. crossref(new window)

17.
Mason, S.J., M.E. Kurz, M.E. Pfund, J.W. Fowler, and L.M. Pohl, "Multi-objective semiconductor manufacturing scheduling : a random keys implementation of NSGA-II," Computational Intelligence in Scheduling, 2007, pp.159-164.

18.
Monch, L., J.W. Fowler, S. Dauzere-Peres, S.J. Mason, and O. Rose, "A survey of problems, solution techniques, and future challenges in scheduling semiconductor manufacturing operations," Journal of Scheduling, Vol.14, No.6(2011), pp.583-599. crossref(new window)

19.
Senties, O.B., C. Azzaro-Pantel, L. Pibouleau, and S. Domenech, "A neural network and a genetic algorithm for multi objective scheduling of semiconductor manufacturing plants," Industrial and Engineering Chemistry Research, Vol.48, No.21(2009), pp.9546-9555. crossref(new window)

20.
Yann, C. and S. Ratrick, "Multiobjective optimization-principles and case studies," Springer Science and Business Media, 2013.

21.
Yao, S., Z. Jiang, N. Li, N. Geng, and X. Liu, "A decentralised multi-objective scheduling methodology for semiconductor manufacturing," International Journal of Production Research, Vol.49, No.24(2011), pp.7227-725. crossref(new window)