Advanced SearchSearch Tips
Interface trap density distribution in 3D sequential Integrated-Circuit and Its effect
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Interface trap density distribution in 3D sequential Integrated-Circuit and Its effect
Ahn, TaeJun; Lee, Si Hyun; Yu, YunSeop;
  PDF(new window)
This paper introduces about the effect on characteristic of transistor that interface trap charge is created by damage due to heat in a 3D sequential inverter. A interface trap charge distribution in oxide layer in a 3D sequential inverter is extracted using two-dimensional device simulator. The variation of threshold voltage of top transistor according to the gate voltage variation of bottom transistor is also described in terms of Inter Layer Dielectric (ILD) length of 3D sequential inverter, considering the extracted interface trap charge distribution. The extracted interface trap density distribution shows that the bottom layer and both the bottom and top layer were relatively more affected by heat than the top layer with latest process. The threshold voltage variations of the shorter length of ILD in 3D sequential inverter under 50nm is higher than those over 50nm. The variation considering the interface trap charge distribution changes less than that excluding it.
3D sequential integration;Interface trap charge density distribution;3D sequential inverter;threshold voltage;
 Cited by
L. Clavelier, C. Deguet, L. Di Cioccio, E. Augendre, A. Brugere, P. Gueguen, Y. Le Tiec, H. Moriceau, M. Rabarot, T. Signamarcheix, J. Widiez, O. Faynot, F. Andrieu, O. Weber, C. Le Royer, P. Batude, L. Hutin, J-F. Damlencourt, S. Deleonibus, E. Defay, "Engineered substrates for Future More Moore and More Than Moore Integrated Devices," in Proceeding of 2010 IEEE International Electron Devices Meeting (IEDM), San Francisco: pp. 2.6.1-2.6.4, 2010.

M. Vinet, P. Batude, C. Tabone, B. Previtali, C. LeRoyer, A. Pouydebasque, L. Clavelier, A. Valentian , O. Thomas, S. Michaud, L. Sanchez, L. Baud, A. Roman, V. Carron, F. Nemouchi, V. Mazzocchi, H. Grampeix, A. Amara, S. Deleonibus, O. Faynot, "3D monolithic integration: Technological challenges and electrical results," Microelectronic Engineering, Vol. 88, pp. 331-335, 2011. crossref(new window)

P. Batude, B. Sklenard , C. Xu , B. Previtali , B. De Salvo, M. Vinet, "Low temperature FDSOI devices, a key enabling technology for 3D sequential integration," in Proceeding of International Symposium on VLSI Technology, Systems, and Applications (VLSI-TSA), pp. 1-4, 2013.

O. Billoint, H. Sarhan, I. Rayane, M. Vinet, P. Batude, C. Fenouillet-Beranger, O. Rozeau, G. Cibrario, F. Deprat, O. Turkyilmaz, S. Thuries, F. Clermidy, "From 2D to Monolithic 3D: Design Possibilities, Expectations and Challenges," in Proceeding of the 2015 Symposium on International Symposium on Physical Design (ISPD '15), New York: pp. 127-127, 2015.

P. Batude, M. Vinet, C. Xu, B. Previtali, C. Tabone, C. Le Royer, L. Sanchez, L. Baud, L.Brunet, A. Toffoli, F. Allain, D. Lafond, F. Aussenac, O. Thomas, T. Poiroux and O. Faynot, "Demonstration of low temperature 3D sequential FDSOI integration down to 50 nm gate length," in Proceeding of 2011 Symposium on VLSI Technology, Kyoto: pp. 158-159, 2011.

P. Batude, M.-A. Jaud, O. Thomas, L. Clavelier, A. Pouydebasque, M. Vinet, S. Deleonibus, A. Amara, "3D CMOS Integration : Introduction of Dynamic coupling and Application to Compact and Robust 4T SRAM," in Proceeding of 2008 IEEE International conference on Integrated Circuit Design and Technology, Grenoble: pp. 281-284, 2008.

Atlas User's Manual, DEVICE SIMULATION SOFTWARE, Silaco. Inc, November 7, 2014.

M. Casse, X. Garros, O. Weber, F. Andrieu, G. Reimbold, F. Boulanger, "A study of N-induced traps due to a nitrided gate in high-k/metal gate nMosFETs and their impact on electron mobility," Solid-State Electronics, Vol. 65-66, pp.139-145, 2011. crossref(new window)

T. Liao, X. Ji, Y. Hu, F. Yan, Y. Shi, G. Zhang and Q. Guo, "The Effect of Nitrogen on the Energy Distribution of Hole Traps Generated under Negative Bias Temperature Stress," ECS Trans, Vol. 44, Issue 1, pp. 1131-1135, 2012.