Advanced SearchSearch Tips
An Efficient Hardware Implementation of Lightweight Block Cipher Algorithm CLEFIA for IoT Security Applications
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
An Efficient Hardware Implementation of Lightweight Block Cipher Algorithm CLEFIA for IoT Security Applications
Bae, Gi-chur; Shin, Kyung-wook;
  PDF(new window)
This paper describes an efficient hardware implementation of lightweight block cipher algorithm CLEFIA. The CLEFIA crypto-processor supports for three master key lengths of 128/192/256-bit, and it is based on the modified generalized Feistel network (GFN). To minimize hardware complexity, a unified processing unit with 8 bits data-path is designed for implementing GFN that computes intermediate keys to be used in round key scheduling, as well as carries out round transformation. The GFN block in our design is reconfigured not only for performing 4-branch GFN used for round transformation and intermediate round key generation of 128-bit, but also for performing 8-branch GFN used for intermediate round key generation of 256-bit. The CLEFIA crypto-processor designed in Verilog HDL was verified by using Virtex5 XC5VSX50T FPGA device. The estimated throughput is 81.5 ~ 60 Mbps with 112 MHz clock frequency.
CLEFIA;lightweight block cipher;information security;IoT security;secret key cryptography;
 Cited by
D.H. Kim, S.W Yoon and Y.P. Lee, "Security for IoT Services," Information and Communications Magazine, vol. 30, no. 8, pp. 53-59, Jul. 2013.

C. Lu, "Overview of Security and Privacy Issues in the Internet of Things,"

B.I Jang and C.S. Kim, "A study on the security technology for the internet of things," Journal of Security Engineering, vol.11, no.5, pp.429-438, 2014. crossref(new window)

T. Eisenbarth, C. Paar, A. Poschmann, S. Kumar and L. Uhsadel, "A Survey of Lightweight Cryptography Implementations," IEEE Design & Test of Computers, vol. 24, no. 6, pp. 522-533, 2007. crossref(new window)

M.J. Sung and K.Y. Shin, "An Efficient Hardware Implementation of Lightweight Block Cipher LEA-128/ 192/ 256 for IoT Security Applications," Journal of the Korea Institute of Information and Communication Engineering, vol. 19, no. 7, pp, 1608-1616, Jul. 2015. crossref(new window)

HIGHT Algorithm Specification, Korea Internet and Security Agency, Jul. 2009.

TTA Standard TTAK.KO-12, 128-bit Lightweight Block Cipher LEA, Telecommunication Technology Association, Dec. 2013.

The 128-bit Block Cipher CLEFIA : Algorithm Specification, Sony Corporation, 2007.

A. Bogdanov et al., "PRESENT: An Ultra-Lightweight Block Cipher," Proc. Workshop Cryptographic Hardware and Embedded Systems (CHES 07), LNCS 4727, Springer, pp. 450-466, 2007.

D. Wheeler and R. Needham, "TEA, a Tiny Encryption Algorithm," Proc. of the Second International Workshop on Fast Software Encryption, pp. 97-110, 1995.

C.H. Lim and T. Korkishko, "mCrypton - A Lightweight Block Cipher for Security of Low-Cost RFID Tags and Sensors," Proc. of Information Security Applications, LNCS 3786, pp. 243-258, Aug. 2005.

T. Akishita and H. Hiwatari, "Very Compact Hardware Implementations of the Block Cipher CLEFIA," in Selected Areas in Cryptography-SAC 2011, ser. LNCS, vol. 7118, pp. 278-292, Springer-Verlag, 2012.

T. Shirai, K. Shibutani, T. Akishita, S. Moriai, and T. Iwata, "Hardware Implementations of the 128-bit Blockcipher CLEFIA," Technical report of IEICE, vol. 107, no. 141, ISEC2007-49, pp. 29-36, Jul. 2007 (in Japanese)

T. Sugawara, N. Homma, T. Aoki and A. Satoh, "High-Performance ASIC Implementation of the 128-bit Block Cipher CLEFIA," Proc. of 2008 IEEE International Symposium on Circuits and Systems(ISCAS 2008), pp. 2925-2928, May, 2008.