JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Design of Encryption/Decryption Core for Block Cipher Camellia
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Design of Encryption/Decryption Core for Block Cipher Camellia
Sonh, Seungil;
  PDF(new window)
 Abstract
Camellia was jointly developed by Nippon Telegraph and Telephone Corporation and Mitsubishi Electric Corporation in 2000. Camellia specifies the 128-bit message block size and 128-, 192-, and 256-bit key sizes. In this paper, a modified round operation block which unifies a register setting for key schedule and a conventional round operation block is proposed. 16 ROMs needed for key generation and round operation are implemented using only 4 dual-port ROMs. Due to the use of a message buffer, encryption/decryption can be executed without a waiting time immediately after KA and KB are calculated. The suggested block cipher Camellia algorithm is designed using Verilog-HDL, implemented on Virtex4 device and operates at 184.898MHz. The designed cryptographic core has a maximum throughput of 1.183Gbps in 128-bit key mode and that of 876.5Mbps in 192 and 256-bit key modes. The cryptographic core of this paper is applicable to security module of the areas such as smart card, internet banking, e-commerce and satellite broadcasting.
 Keywords
Symmetric block cipher;Encryption;Decryption;Camellia;Cryptosystem;
 Language
Korean
 Cited by
 References
1.
Sungjoo Ha and Jongho Lee, "Design of fast encryption/decryption for block cipher ARIA," Institute of korean electrical and electronics engineers, vol. 57 no. 9, pp.1652-1659, Sep. 2008.

2.
Seungil Sonh, "Design of Encryption/Decryption Core for Block Cipher HIGHT," KIEE, vol.16 no. 4, pp.778-784, April 2012.

3.
Seungil Sonh, Byeongyoon Choi and Mingoo Kang, "Technology Trend of Cipher Chips," KSII, vol.1 no.2, pp.1491-1500, Oct. 2001.

4.
Byeongyoon Choi and Jinil Kim, "CPLD Implementation OF SEED Cryptographic Coprocessor," KISPS, vol. 1 no.1-2, pp.177-185, Oct. 2000.

5.
Ashwini M. Deshpande et al., "FPGA Implementation of AES Encryption and Decryption," International Conf. on control, automation, communications and energy conservation, pp.1-6, June 2009.

6.
M. Matsui and S. Moriai, "A Description of the Camellia Encryption Algorithm," Network Working Group Request for Comments: 3713, Apr. 2004.

7.
Kazumaro Aoki, Tetsuya Ichikawa et al., "Camellia: A 128-bit Block Cipher Suitable for Multiple Platforms," Proceedings of the 7th Annual International Workshop on Selected Areas in Cryptography, pp.39-56, 2000.

8.
Huiju Cheng and Howard Heys, "Compact Hardware Implementation of the Block Cipher Camellia with Concurrent Error Detection," Canadian Conference on Electrical and Computer Engineering, pp.1129-1132, Apr. 2007.

9.
Masashi Watanabe, Keisuke Iwai, Hidema Tanaka, and Takakazu Kurokwwa, "FPGA implementation of Ciphers using Schematic to Program Translator(SPT)," Bulletin of Networking, Computing, Systems, and Software, vol.4, no. 1, pp.1-8, Jan. 2015.

10.
Daniel Denning, James Irvine and Malachy Devlin, "A High Throughput Camellia Implementation," Research in Microelectronics and Electronics, vol. 1, pp137-140, July 2005.