Publisher : The Korean Institute of Information and Commucation Engineering
DOI : 10.6109/jkiice.2016.20.5.992
Title & Authors
Analysis of Tunneling Current of Asymmetric Double Gate MOSFET for Ratio of Top and Bottom Gate Oxide Film Thickness Jung, Hakkee;
This paper analyzes the deviation of tunneling current for the ratio of top and bottom gate oxide thickness of short channel asymmetric double gate(DG) MOSFET. The ratio of tunneling current for off current significantly increases if channel length reduces to 5 nm. This short channel effect occurs for asymmetric DGMOSFET having different top and bottom gate oxide structure. The ratio of tunneling current in off current with parameters of channel length and thickness, doping concentration, and top/bottom gate voltages is calculated in this study, and the influence of tunneling current to occur in short channel is investigated. The analytical potential distribution is obtained using Poisson equation and tunneling current using WKB(Wentzel-Kramers-Brillouin). As a result, tunneling current is greatly changed for the ratio of top and bottom gate oxide thickness in short channel asymmetric DGMOSFET, specially according to channel length, channel thickness, doping concentration, and top/bottom gate voltages.
S.Agarwal, M.Bajaj, T.B.Hook, K.McStay, W.Wang and Y.Zhang, "Transistor Matching and Fin Angle Variation in FinFET Technology," IEEE Trans. on Electron Devices, vol.62, no.4, pp.1357-1359, April 2015.
G.Harutyunyan, G.Tshagharyan and Y.Zorian, "Test and repair methodology for FinFET-based memories," IEEE Trans. on Device and Materials Reliability, vol.15, no.1, pp.3-9, March 2015.
Z.Ding, G.Hu, J.Gu, R.Liu, L.Wang and T.Tang,"An analytical model for channel potential and subthreshold swing of the symmetric and asymmetric double-gate MOSFETs," Microelectronics J., vol.42, pp.515-519, March 2011.
Hakkee Jung, "Analysis for Potential Distribution of Asymmetric Double Gate MOSFET Using Series Function," J. of KIICE, vol.17, no.11, pp.2621-2626. Nov. 2013.
M.Stadele, "Influence of source-drain tunneling on the subthreshold behavior of sub-10 nm double gate MOSFETs," in Proc. Eur. Solid-State Device Research Conf.(ESSDERC), Florence, Italy, pp.135-138, 2002.
H.K.Jung and O.S.Kwon,"Analysis of Channel Dimension Dependent Threshold Voltage for Asymmetric DGMOSFET," 2014 International Conference on Future Information & Communication Engineering, Hong Kong: HK, vol.6, no.1, pp.299-302, 2014.