JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Analysis of Distortion Characteristic of Amplitude Modulated Signal through a Current-Mode-Logic Frequency Divider
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Analysis of Distortion Characteristic of Amplitude Modulated Signal through a Current-Mode-Logic Frequency Divider
Kim, Hyeok; Park, Youngcheol;
  PDF(new window)
 Abstract
In this paper we designed a current mode logic frequency divider to transmit a baseband amplitude modulated signal. From simulation result, we studied input and output waveforms according to the variation of input bias voltage. For the purpose of the verification of the study, we designed a current mode logic frequency divider at 1,400 MHz. The designed frequency divider operates between 100 MHz and 3,000 MHz, for -33 dBm input power. The circuit draws from supply, and the simulation result shows that an amplitude modulated signal at 1,400 MHz with the modulation index of 0.5 was successfully downconverted to 700 MHz.
 Keywords
CMOS;CML Frequency Divider;Static Frequency Divider;
 Language
Korean
 Cited by
 References
1.
Youngcheol Park, "Class-F technique as applied to active frequency multiplier designs", IEEE Transactions on Microwave Theory and Techniques, vol. 57, no. 12, Dec. 2009.

2.
C. Cao, K. K. O, "A power efficient 26 GHz 32:1 static frequency divider in 130 nm bulk CMOS", IEEE Microwave and Wireless Components Letters., vol. 15, no. 11, pp. 721-723, Nov. 2005. crossref(new window)

3.
M. K. Ali, A. Hamidian, R. Shu, A. Malignaggi, and G. Boeck, "45 GHz low power static frequency divider in 90 nm CMOS", IEEE Radio Freq. Integ. Tech.,, pp. 65-67, 2012.

4.
K. Washio, R. Hayami, E. Ohue, K. Oda, M. Tanabe, H. Shimamoto, and M. Kondo, "67 GHz static frequency divider using 0.2 um self-aligned SiGe HBTs", IEEE Trans. Microwave Theory Tech., vol. 49, pp. 3-8, Jan. 2001. crossref(new window)

5.
R. Shu, V. Subramanian, and G. Boeck, "A 8:1 static frequency divider operating up to 34 GHz in 0.13um CMOS technology", IEEE MTT-S Microwave Workshop Series on Millimeter Wave Integ. Tech., pp. 17-20, Sep. 2011.

6.
J. O. Plouchart, et al, "A power efficient 33 GHz 2:1 static frequency divider in 0.12 um SOI CMOS", IEEE Radio Freq. Integ. Circuit Symp.,, pp. 329-332, Jun. 2003.

7.
H. D. Wohlmuth, "A high sensitivity static 2:1 frequency divider up to 19 GHz in 120 nm CMOS", IEEE Radio Freq. Integ. Circuit Symp.,, pp. 329-332, Jun. 2003.

8.
김혁, 박영철, "전류모드논리 방식을 활용한 700 MHz static frequency divider 설계", 한국전자파학회 춘계마이크로파 및 전파전파 합동 학술대회, p. 7, 2015년 5월.

9.
김혁, 박영철, "전류모드논리 주파수 분할기의 기저대역 AM 신호 변조에 대한 연구", 한국전자파학회 종합학술대회, p. 26, 2015년 11월.