JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Realizing Mixed-Polarity MCT gates using NCV-|v1 > Library
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Realizing Mixed-Polarity MCT gates using NCV-|v1 > Library
Park, Dong-Young; Jeong, Yeon-Man;
  PDF(new window)
 Abstract
Recently a new class of quantum gate called > library with low cost realizable potentialities is being watched with keen interest. The > MCT gate is composed of AND cascaded- > gates to control the target qudit and its adjoint gates to erase junk ones. This paper presents a new symmetrical duality library named > library corresponding to > library. The new > library can be operated on OR logic under certain conditions. By using both the > and > libraries it is possible to realize MPMCT gates, SOP and POS type synthesis of quantum logic circuits with extremely low cost, and expect dual gate property caused by different operational attributes with respect to forward and backward operations.
 Keywords
Quantum Gate; > Library; > Library;Mpmct;Sop And Pos;
 Language
Korean
 Cited by
 References
1.
D. Maslov and G. Dueck, "Reversible Cascades with Minimal Garbage," IEEE Trans. CAD, vol. 23, no. 11, 2004, pp. 1497-1509. crossref(new window)

2.
R. Wille and R. Dreschler, "BDD-based Synthesis of Reversible Logic Circuits for Larger Functions," In Design Automation Conf., San Francisco, USA, July 2009, pp. 270-275.

3.
D. Miller, R. Wille, and G. Dueck, "Synthesizing Reversible Circuits for Irreversible Functions," In 12th Euromicro Conf. on Digital System Design/Architectures, Methods and Tools, Patras, Greece, August 2009, pp. 749-756.

4.
Z. Zilic, K. Radecka, and A. Khazamiphur, "Reversible circuit technology mapping from non-reversible specifications," In Proc. Design Automation and Test in Europe, Nice, France, April 2007, pp. 558-563.

5.
S. Sultana and K. Radecka, "Rev-Map: A Direct Gateway from Classical Irreversible Network to Reversible Network," In IEEE 42th Int. Symp. on Multiple-Valued Logic, Victoria, Canada, May 2012, pp. 147-152.

6.
D. Park and Y. Jeong, "A New Functional Synthesis Method for Macro Quantum Circuits Realized in Affine-Controlled NCV-Gates," J. of the Korea Institute of Electronic Communication Science, vol. 9, no. 4, 2014, pp. 447-454. crossref(new window)

7.
D. Park and Y. Jeong, "Gate Cost Reduction Policy for Direct Irreversible-to-Reversible Mapping Method without Reversible Embedding," J. of the Korea Institute of Electronic Communication Science, vol. 9, no. 11, 2014, pp. 1233-1240. crossref(new window)

8.
A. Barenco, C. Bennett, R. Cleve, D. DiVinchenzo, N. Margolus, P. Shor, T. Sleator, J. Smolin, and T. Weinfurter, "Elementary Gates for Quantum Computation," The American Physical Society, vol. 52, 1995, pp. 3457-3467.

9.
D. Miller and Z. Sasanian, "Recent Developments on Mapping Reversible Circuits to Quantum Gate Libraries," In Int. Symp. on Electronic System Design (ISED), Kolkata, India, December 2012, pp. 17-22.

10.
Z. Sasanian, R. Wille, and D. Miller, "Realizing reversible circuits using a new class of quantum gates," In Design Automation Conf., San Francisco, USA, June 2012, pp. 36-41.

11.
A. Wille and R. Drechsler, "An examination of the NCV-$|{\nu}_1$ > quantum library based on minimal circuits," In Proc. IEEE 45th Int. Symp. on Multiple-Valued Logic, Waterloo, Canada, May 2015, pp. 42-47.

12.
A. Muthukrishnan and C. Stroud Jr., "Mutivalued logic gates for quantum computation," Physical Review A, vol. 62, no. 5 ,2000, pp. 1-8. crossref(new window)