M. Y. Tsi, C. H. J. Hsu, and C. T. O. Wang, "Investgation of thermomechanical behaviors of flip chip BGA packages during manufacuring process and thermal cycling", IEEE Trans. Compon. Pack.-Technol. 27(3), 568 (2004).
J. Liu, C. P. Wang, and J. L. Prince, "Electronic Packaging: Design, Materials, Process, and Reliability", McGraw-Hill, New York (1997).
R. Darveaux, C. Reichman, and N. Islam, "Interface Failure in Lead Free Solder Joints", Proc. 56th Electronic Components and Technology Conference (ECTC) (2006).
Seunghyun Cho, S. J. Cho, and J. Y. Lee, "Estimation of warpage and thermal stress of IVHs in flip-chip ball grid arrays package by FEM", Microelectron Reliab., 48(2), 300, (2008).
J. H. Lau and S.-W. R. Lee, "Effects of Build-Up Printed Circuit Board Thickness in the Solder Joint Reliability of a Wafer Level Chip Scale Package (WLCSP)", Trans. Comp. Packag. Technol., 25(1), 3 (2002).
S. H. Cho, H. I. Jung, and O. C. Bae, "Numerical Analysis on the Design Variables and Thickness Deviation Effects on Warpage of Substrate for FCCSP", J. Microelectron. Packag. Soc., 19(3), 57 (2012).
W. Sun, W. H. Zhu, C. K. Wang, A. Y. S. Sun, and H. B. Tan, "Warpage Simulation and DOE Analysis with Application in Package-on-Package Development", 9th. Int. Conf. on Thermal, Mechanical and Multiphysics Simulation and Experiments in Micro-Electronics and Micro-Systems, EuroSimE, 1 (2008).
Y. L. Tzeng, N. Kao, E. Chen, J. Y. Lai, Y. P. Wang, and C. S. Hsiao, "Warpage and Stress Characteristic Analyses on Package-on-Package (PoP) Structure", 9th Electronics Packaging Technology Conference (EPTC), Singapore, 482, IEEE (2007).
W. Sun, W. H. Zhu, K. S. Le, and H. B. Tan, "Simulation Study on the Warpage Behavior and Board-level Temperature Cycling Reliability of PoP Potentially for High-speed Memory Packaging", International Conference on Electronic Packaging Technology & High Density Packaging (ICEPT-HDP 2008), Shanghai, 1, IEEE (2008).
S. H. Cho, D. H. Kim, Y. J. Oh, J. T. Lee, and S. S. Cha, "A Study on the Parameters of Design for Warpage reduction of Passive components Embedded Substrate for PoP", J. Microelectron. Packag. Soc., 22(1), 75 (2015).
S. H. Cho and J. Y. Lee, "Heat dissipation of printed circuit board by the high thermal conductivity of photo-imageable solder resist", Electronic materials letters., 6(4), 167 (2011).
S. H. Cho, "Heat dissipation effect of Al plate embedded substrate in network system", Microelectronics Reliability, 48, 1696 (2008).
X. J. Fan, "Combined thermal and thermomechanical modeling for a multichip QFN package with metal-core printed circuit board", The Ninth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITHERM), 2. 377, IEEE (2004).
X. J. Fan and S. Haque, "Emerging MOSFET packaging technologies and their thermal evaluation", Proc. 8th ASME/IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITHERM), San Diego, 1102 (2002).
MARC 2014 user manual, Volume A : Theory and user information, (2014).