Advanced SearchSearch Tips
Location-Aware Hybrid SLC/MLC Management for Compressed Phase-Change Memory Systems
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Location-Aware Hybrid SLC/MLC Management for Compressed Phase-Change Memory Systems
Park, Jaehyun; Lee, Hyung Gyu;
  PDF(new window)
Density of Phase-Change Memory (PCM) devices has been doubled through the employment of multi-level cell (MLC) technology. However, this doubled-capacity comes in the expense of severe performance degradation, as compared to the conventional single-level cell (SLC) PCM. This negative effect on the performance of the MLC PCM detracts from the potential benefits of the MLC PCM. This paper introduces an efficient way of minimizing the performance degradation while maximizing the capacity benefits of the MLC PCM. To this end, we propose a location-aware hybrid management of SLC and MLC in compressed PCM main memory systems. Our trace-driven simulations using real application workloads demonstrate that the proposed technique enhances the performance and energy consumption by 45.1% and 46.5%, respectively, on the average, over the conventional technique that only uses a MLC PCM.
Phase-change memory;Memory system;Compression;Hybrid;Location-aware;
 Cited by
H.G. Lee, C. Lee, "Enhancing Flash Memory-based Storage Using Next Generation Non-Volatile Memory Devices," Communications of the Korea Information Science Society, Vol. 27, No. 5, pp. 47-57, 2009 (in Korean).

R.F. Freitas, W.W. Wilcke, "Storage-class memory: The next storage system technology." IBM Journal of Research and Development, Vol. 52, No. 4/5, pp. 439-447, 2008. crossref(new window)

T. Nirschl, J.B. Phipp, T.D. Happ, G.W. Burr, B. Rajendran, M.H. Lee, A. Schrott, M. Yang, M. Breitwisch, C.F. Chen, E. Joseph, M. Lamorey, R. Cheek, S.H. Chen, S. Zaidi, S. Raoux, Y.C. Chen, Y. Zhu, R. Bergmann, H.L. Lung, C. Lam, "Write strategies for 2 and 4-bit multi-level phase-change memory," Proceedings of the IEEE International Electron Device Meeting, pp. 461-464, 2007.

Y. Choi, I. Song, M.H. Park, H. Chung, S. Chang, B. Cho, J. Kim, Y. Oh, D. Kwon, S. Jung, J. Shin, Y. Rho, C. Lee, M.G. Kang, J. Lee, Y. Kwon, S. Kim, J. Kim, Y.J. Lee, Q. Wang, S. Cha, S. Ahn, H. Horii, J. Lee, K. Kim, H. Joo, K. Lee, Y.T. Lee, J. Yoo, G. Jeong "A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth," Proceedings of IEEE International Solid-State Circuits Conference, pp. 46-48, 2012.

D.H. Kang, J.H. Lee, J.H. Kong, D. Ha, J. Yu, C.Y. Um, J.H. Park, F. Yeung, J.H. Kim, W.I. Park, Y.J. Jeon, M.K. Lee, J.H. Park, Y.J. Song, J.H. Oh, G.T. Jeong, H.S. Jeong, "Two-bit cell operation in diode-switch phase change memory cells with 90nm technology," Proceedings of the Symposium on VLSI Technology, pp. 10-12, 2008.

X. Dong, Y. Xie, "Adams: adaptive MLC/SLC phase-change memory design for file storage," Proceedings of Asia and South Pacific Design Automation Conference, pp. 31-36, 2011.

M.K. Qureshi, M.M. Franceschini, L.A. Lastras-Montano, "Morphable memory system: a roust architecture for exploiting multi-level phase change memories," Proceedings of the 37th annual international Symposium on Computer Architecture, pp. 154-162, 2010.

H.G. Lee, S. Baek, J. Kim, "A compression-based hybrid MLC/SLC management technique for phase-change memory systems," Proceedings of IEEE Computer Society Annual Symposium on VLSI, pp. 386-391, 2012.

S. Raoux, G.W. Burr, M.J. Breitwisch, C.T. Rettner, Y.C. Chen, R.M. Shelby, M. Salinga, D. Krebs, S.H. Chen, H.L. Lung, C.H. Lam, "Phase-change random access memory: a scalable technology," IBM Journal of Research and Development, Vol. 52, No. 4/5, pp. 465-479, 2008. crossref(new window)

A.R. Alameldeen, D.A. Wood, "Frequent pattern compression: a significant-based compression scheme for L2 caches," Technical Report 1500, Computer Sciences Department, 2004.

P.S. Magnsusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, B. Werner, "Simics: a full system simulation platform," Computer, Vol. 35, No. 2, pp. 50-58, 2002.

C. Bienia, S. Kumar, J. P. Singh, K. Li, "The PARSEC benchmark suite: characterization and architecture implications," Proceedings of the 17th International Conference on Parallel Architectures and Compilation Technique, pp. 50-58, 2002.