JOURNAL BROWSE
Search
Advanced SearchSearch Tips
A Performance Study of Asymmetric Multi-core Digital Signal Processor Architectures
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
A Performance Study of Asymmetric Multi-core Digital Signal Processor Architectures
Lee, Jongbok;
  PDF(new window)
 Abstract
Recently, the multi-core processor architecture is widely used in the digital signal processors for enhancing its performance. Multi-core processors are classified either as symmetric or asymmetric. Asymmetric multi-core processors are known to have higher performance and more efficient than symmetric multi-core processors. In order to study the performance enhancement of asymmetric multi-core digital signal processors over the symmetric ones, the trace-driven simulation has been executed for various asymmetric quad-core, octa-core and hexadeca-core digital signal processors and compared with the symmetric ones of similar hardware budget using UTDSP benchmarks as input.
 Keywords
asymmetric multi-core digital signal processor;quad-core;octa-core;hexadeca-core;
 Language
Korean
 Cited by
 References
1.
L. J. Karam, I. AlKamal, A. Gatherer, G. A. Frantz, D. V. Anderson, B. L. Evans, "Trends in Multi-core DSP Platforms," IEEE Signal Processing Magazine, pp. 1-10, Nov. 2009

2.
J. Lee, "Performance Study of Multicore Digital Signal Processor Architectures," Journal of The Institute of Internet, Broadcasting and Communication, vol. 13, no. 4, pp. 171-177, Aug. 2013.

3.
R. Kumar et al, "Single-ISA heterogeneous Multicore Architectures for Heterogeneous for Multithreaded Workload Performance," Annual International Symposium on Computer Architecture, Mar. 2004.

4.
J. Hourd et al, "Exploring Practical Benefits of Asymmetric Multicore Processors," Workshop on Parallel Execution of Sequential Programs on Multi-core Architectures, Apr. 2009.

5.
T. Ungerer, B. Robic, and J. Silk, "Multithreaded Processors," The Computer Journal, Vol. 45, No. 3, 2002

6.
G. S. Sohi, S. E. Breach, and T. N. Vijaykumar, "Multiscalar Processors," Proceedings of the 22nd annual international symposium on Computer architecture, pp. 414-425, May 1995.

7.
T-Y. Yeh and Y. N. Patt, "Alternative Implementations of Two-Level Adaptive Branch Prediction," in Proceedings of the 19th International Symposium on Computer Architecture, pp.124-134, May. 1992.

8.
J. Lee, "A Study of Trace-driven Simulation for Multi-core Processor Architectures," Journal of The Institute of Internet, Broadcasting and Communication, vol. 12, no. 3, pp. 9-13, Jun. 2012.

9.
T. Austin, E. Larson, and D. Ernest, "SimpleScalar : An Infrastructure for Computer System Modeling," Computer, vol. 35, no. 2, pp. 59-67, Feb. 2002. crossref(new window)