JOURNAL BROWSE
Search
Advanced SearchSearch Tips
An Iterative Data-Flow Optimal Scheduling Algorithm based on Genetic Algorithm for High-Performance Multiprocessor
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
An Iterative Data-Flow Optimal Scheduling Algorithm based on Genetic Algorithm for High-Performance Multiprocessor
Chang, Jeong-Uk; Lin, Chi-Ho;
  PDF(new window)
 Abstract
In this paper, we proposed an iterative data-flow optimal scheduling algorithm based on genetic algorithm for high-performance multiprocessor. The basic hardware model can be extended to include detailed features of the multiprocessor architecture. This is illustrated by implementing a hardware model that requires routing the data transfers over a communication network with a limited capacity. The scheduling method consists of three layers. In the top layer a genetic algorithm takes care of the optimization. It generates different permutations of operations, that are passed on to the middle layer. The global scheduling makes the main scheduling decisions based on a permutation of operations. Details of the hardware model are not considered in this layer. This is done in the bottom layer by the black-box scheduling. It completes the scheduling of an operation and ensures that the detailed hardware model is obeyed. Both scheduling method can insert cycles in the schedule to ensure that a valid schedule is always found quickly. In order to test the performance of the scheduling method, the results of benchmark of the five filters show that the scheduling method is able to find good quality schedules in reasonable time.
 Keywords
Genetic Algorithm;Scheduling Method;Multiprocessor;Iterative Data-Flow;DSP;
 Language
Korean
 Cited by
 References
1.
A. Rao and S. Pande. "Storage assignment optimizations to generate compact and efficient code on embedded DSPs", Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, pp. 128-138, 1999.

2.
A. Darte, R. Schreiber, and G. Villard. "Lattice-based memory allocation". IEEE Transactions on Computers, Vol.54(10), pp. 1242-1257, October 2005. crossref(new window)

3.
B. So, M. W. Hall, and H. E. Ziegler. "Custom data layout for memory parallelism", Proceedings of the International Symposium on Code Generation and Optimization, pp. 291-302, 2004.

4.
S. Leventhal, L. Yuan, N. K. Bambha, S. S. Bhattacharyya and G. Qu, "DSP address optimization using evolutionary algorithms", Proceedings of the 2005 workshop on Software and compilers for embedded systems, pp. 91-98, 2005.

5.
J.-Y. Lee and I.-C. Park. "Address code generation for DSP instruction-set architectures", ACM Transactions on Design Automation of Electronic Systems, Vol.8(3), pp. 384-395, 2003. crossref(new window)

6.
G. Chen and M. Kandemir. "Optimizing Address Code Generation for Array-Intensive DSP Applications", Proceedings of the international symposium on Code generation and optimization, pp. 141-152, 2005.

7.
GECO, "Genetic Evolution through Combination of Objects", http://common-lisp.net/project/geco/, October 2011.

8.
I.-K. Park, "A Study on the Prediction of the Nonlinear Chaotic Time Series Using Genetic Algorithmbased Fuzzy Neural Network", The Journal of The Institute of Internet, Broadcasting and Communication(JIIBC), Vol.11(4), pp.91-97, 2011.

9.
Ch. Dai and W. Weirong "Seeker Optimization Algorithm for Digital IIR Filter Design", IEEE Transactions on industrial electronics, Vol.57(5), 2010.

10.
Meyer-Baese, Uwe. "Infinite Impulse Response (IIR) Digital Filters." Digital Signal Processing with Field Programmable Gate Arrays. Springer Berlin Heidelberg, pp.225-304, 2014.

11.
Huang, Chaogeng, Yang Choon Lim, and Gang Li. "A generalized lattice filter for finite wordlength implementation with reduced number of multipliers." Signal Processing, IEEE Transactions on, Vol.62(8), pp.2080-2089, 2014. crossref(new window)

12.
Bodong Li, Xieping Gao, "A method for initializing free parameters in lattice structure of linear phase perfect reconstruction filter bank", Signal Processing, Vol.98, pp.243-251, May 2014. crossref(new window)

13.
Lars Wanhammar, Ya Jun Yu, "Digital Filter Structures and Their Implementation", Academic Press Library in Signal Processing, Vol.1, pp.245-338, 2014. crossref(new window)