JOURNAL BROWSE
Search
Advanced SearchSearch Tips
Low-Complexity Deeply Embedded CPU and SoC Implementation
facebook(new window)  Pirnt(new window) E-mail(new window) Excel Download
 Title & Authors
Low-Complexity Deeply Embedded CPU and SoC Implementation
Park, Chester Sungchung; Park, Sungkyung;
  PDF(new window)
 Abstract
This paper proposes a low-complexity central processing unit (CPU) that is suitable for deeply embedded systems, including Internet of things (IoT) applications. The core features a 16-bit instruction set architecture (ISA) that leads to high code density, as well as a multicycle architecture with a counter-based control unit and adder sharing that lead to a small hardware area. A co-processor, instruction cache, AMBA bus, internal SRAM, external memory, on-chip debugger (OCD), and peripheral I/Os are placed around the core to make a system-on-a-chip (SoC) platform. This platform is based on a modified Harvard architecture to facilitate memory access by reducing the number of access clock cycles. The SoC platform and CPU were simulated and verified at the C and the assembly levels, and FPGA prototyping with integrated logic analysis was carried out. The CPU was synthesized at the ASIC front-end gate netlist level using a digital CMOS technology with 1.8V supply, resulting in a gate count of merely 7700 at a 50MHz clock speed. The SoC platform was embedded in an FPGA on a miniature board and applied to deeply embedded IoT applications.
 Keywords
control unit;CPU;EISC;IoT;modified Harvard architecture;multicycle architecture;SoC platform;
 Language
Korean
 Cited by
 References
1.
M. Wright, "Deeply Embedded Devices: The Internet of Things," Electronic Design, http://electronicdesign.com/energy/deeply-embedded-devi ces-internet-things, Sep. 23, 2009.

2.
Y. Sun, W.-L. Huang, S.-M. Tang, X. Qiao, and F.-Y. Wang, "Design of an OSEK/VDX and OSGi-Based Embedded Software Platform for Vehicular Applications," IEEE International Conference on Vehicular Electronics and Safety, pp. 1-6, Dec. 2007. DOI: http://dx.doi.org/10.1109/ICVES.2007.4456366 crossref(new window)

3.
D. A. Patterson and J. L. Hennessy, Computer Organization and Design, Elsevier, Morgan Kaufmann Publishers, 2010, 4th Ed.

4.
Extendable Instruction Set Computer, http://en.wikipedia.org/wiki/Extendable_instruction_set_computer, Wikipedia.

5.
B. Parhami, Computer Architecture, Oxford University Press, New York, NY, USA, 2005.

6.
H. Eberle, A. Wander, N. Gura, S. Chang-Shantz, and V. Gupta, "Architectural Extensions for Elliptic Curve Cryptography over GF(2m) on 8-Bit Microprocessors," IEEE Proceedings of the 16th International Conference on Application-Specific Systems, Architecture and Processors (ASAP'05), pp. 343-349, July, 2005. DOI: http://dx.doi.org/10.1109/ASAP.2005.15

7.
F.-C. Yang and I.-J. Huang, "An Embedded Low Power/Cost 16-Bit Data/Instruction Microprocessor Compatible with ARM7 Software Tools," Asia and South Pacific Design Automation Conference, Yokohama, Japan, pp. 902-907, Jan. 2007. DOI: http://dx.doi.org/10.1109/aspdac.2007.358104 crossref(new window)

8.
A. Asaduzzaman, "An Efficient Memory Block Selection Strategy to Improve the Performance of Cache Memory Subsystem," 14th International Conference on Computer and Information Technology, pp. 22-24, Dec. 2011. DOI: http://dx.doi.org/10.1109/iccitechn.2011.6164798

9.
Chih-Wen Hsueh, Jen-Feng Chung, Lan-Da Van, and Chin-Teng Lin, "Anticipatory Access Pipeline Design for Phased Cache," IEEE International Symposium on Circuits and Systems (ISCAS), pp. 18-21, May, 2008. DOI: http://dx.doi.org/10.1109/ISCAS.2008.4541924 crossref(new window)

10.
Peter Petrov and Daniel Tracy, "Energy-Efficient Physically Tagged Caches for Embedded Processors with Virtual Memory," Proceedings of 42nd Design Automation Conference, pp. 17-22, 2005. DOI: http://dx.doi.org/10.1109/dac.2005.193765 crossref(new window)

11.
Long Zheng, Mianxiong Dong, Song Guo, Minyi Guo, and Li Li, "I-Cache Tag Reduction for Low Power Chip Multiprocessor," IEEE International Symposium on Parallel and Distributed Processing with Applications, pp. 196-202, 2009. DOI: http://dx.doi.org/10.1109/ispa.2009.85 crossref(new window)

12.
R. V. Batchu and D. A. Jumenez, "Exploiting Procedure Level Locality to Reduce Instruction Cache Misses," Proceedings of the Eighth Workshop on Interaction between Compilers and Computer Architectures, pp. 75-84, 2004. DOI: http://dx.doi.org/10.1109/intera.2004.1299512 crossref(new window)

13.
Cillani Chayoor Abbas, Yian Zhu, Amjad Hafiz Muhammad, Ahmad Waqar, and Jianfeng An, "Backplane Bus Controller Implementation in FPGA for Hard Real Time Control Systems," 3rd International Conference on Communication Software and Networks, pp. 451-456, May, 2011. DOI: http://dx.doi.org/10.1109/iccsn.2011.6013870 crossref(new window)

14.
Chun-Ming Huang, Chien-Ming Wu, Chih-Chyau Yang, Wei-De Chien, Shih-Lun Chen, Chi-Shi Chen, Jiann-Jenn Wang, and Chin-Long Wey, "Implementation and Prototyping of a Complex Multi-Project System-on-a-Chip," IEEE International Symposium on Circuits and Systems (ISCAS), pp. 2321-2324, May, 2009. DOI: http://dx.doi.org/10.1109/ISCAS.2009.5118264 crossref(new window)