Applications of Triple Controlled Type DDFS-driven PLL Frequency Synthesizer to Broadband Wireless Systems

3중조절 DDFS 구동 PLL 주파수 합성기의 광대역 무선 통신시스템에 응용

  • Heung-Gyoon Ryu (Dept. of Electronic Engineering and Research Institute of Computer, Information & Communication, Chungbuk National University) ;
  • Byeong-Rok An (Dept. of Electronic Engineering and Research Institute of Computer, Information & Communication, Chungbuk National University)
  • Published : 2002.07.01

Abstract

In this paper, a triple controlled type DDFS-driven PLL frequency synthesizer with reduced complexity is used to show its applications for broadband wireless communication systems by frequency synthesis control. Since the proposed DDFS-driven PLL synthesizer is very simplified to use only phase accumulator in DDFS, it improves the switching speed and power consumption than the conventional DDFS-driven PLL frequency synthesizer. It is appropriate for applications with requirements of broadband, low-power consumption and high switching speed, since the proposed synthesizer can cover a wide range of frequency bands by the triple frequency control parameters. Method and results of frequency control parameters assignment are shown for the several frequency bands applications such as GSM, IMT-2000, Bluetooth and PCS system.

Keywords

Triple Frequency Control;Triple Controlled Type;DDFS;PLL;DDFS-Driven PLL;Frequency Synthesizer

References

  1. Proceedings of the IEEE v.76 no.1 Fast Frequency Synthesis by PLL Using a Continuous Phase Divider D. Wulich https://doi.org/10.1109/5.3292
  2. IEEE MTTS International v.3 A 5 to 10 GHz Low Spurious Triple Tuned Type PLL Synthesizer Driven by Frequency Converted DDS Unit K. Tajima;Y. Imai;Y. Kanagawa;K. Itoh
  3. IEE Electronics Letters Reduced Complexity Design for Triple-Tunable Frequency Synthesizer H. G. Ryu;Y. Y. Kim;H. M. Yu
  4. IEEE ISSSTA '94 v.2 Fast Acquisition PLL Frequency Synthesizer with Improved N-Stage Cycle Swallower T. Saba;D. K. Park;S. Mori
  5. IEEE Transactions on Consumer Electronics v.45 no.3 PLL Synthesizer with Multi-Programmable Divider and Multi-Phase Detector Y. Sumi;S. Obote;N. Kitai;H. Ishii;R. Furuhashi https://doi.org/10.1109/30.793655
  6. IEEE Transactions on Consumer Electronics v.47 no.1 Design of DDFS-driven PLL Frequency Synthesizer with Reduced Complexity H. G. Ryu;Y. Y. Kim;H. M. Yu;S. B. Ryu
  7. Digital Techniques in Frequency Synthesis B-G. Goldberg