Design and Verification of MAC Core for 10Gbps Ethernet Application

10Gbps 이더넷 응용을 위한 MAC 코어의 설계 및 검증

  • Published : 2006.05.01

Abstract

Ethernet has been given a greater attention recently due to tendency of unifying most of transmission technique(not only LAN, but MAN and WAN) to ethernet. Performance evaluation was performed using C language for 10Gbps ethernet Data Link to design the optimum hardware, then internal FIFO size was evaluated. In this paper, MAC core for 10Gbps ethernet which contains high layer interface, transmit engine, flow control block, receive engine, reconciliation sublayer, configuration block, statistics block, and XGMII interface block was designed using VHDL language and Xilinx 6.2i tool and verified using Model_SIM 5.7G simulator. According to the specification of 10Gbps ethernet, MAC core with 64-bit data path should support 156.25MHz in order to support 10Gbps. The designed MAC core that process 64-bit data, operates at 168.549MHz and hence supports the maximum 10.78Gbps data processing. The designed MAC core is applicable to an area that needs a high-speed data processing of 10Gbps or more.

References

  1. 이찬구, 김대영,'10기가비트 이더넷 기술동향,' 한국 통신학회논문지 16권 112호pp.59-69, 1999년 12월
  2. 김대영, 성기순, '초고속 이더넷,' Telecommunications Review 제10권 1호, pp93-105, Jan. 2000
  3. David G. Cunningham, Ph.D. & William G. Lane, Ph.D. GIGABIT ETHERNET NETWORKING, Macmillan Technical publishing, 1999
  4. 10GEA,'10Gigabit Ethernet White Paper,' May. 2002
  5. IEEE Draft P802.3ae/D5.0, 'Media Access Controp (MAC) Parameters, Physical Layer, and Management Parameters for 10Gb/s Operation,' May. 2002
  6. IEEE Std 802.3ae/D5.0, 'Supplement to Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method & Physical Layer Specifications,' 2002
  7. 김준영, 손승일, '고속 이더넷MAC설계를 위한 성능 파라미터에 대한 연구,' 한국해양정보통신학회 2004 춘계 학술대회, Vol.8 No.1, pp674-677, May 2004
  8. 이동훈, 손승일, 'MAC용TXFIFO 인터페이스 블록의 설계,' 한국인터넷정보학회 2004 춘계 학술대회, Vol.5 No.1, pp253-256, May 2004
  9. 이동훈, 손승일, 'MAC에 적용가능한 Receive FIFO블록의 설계,' 한국해양정보통신학회 2004 춘계 학술대회, Vol.8 No.1, pp647-650, May 2004
  10. 박노식, 손승일, '10GbE용MAC Core의 전송부 설계,' 한국해양정보통신학회 2004 추계 학술대회, Vol.8 Num.2, pp457-460, Oct. 2004
  11. 박노식, 손승일, '10GbE용 MAC Core의 수신부 설계,' 한국해양정보통신학회 2004 추계 학술대회, Vol.8 No.2, pp1061-1064, Oct. 2004
  12. T. Yazaki, T. Kanetaki, 'High-Speed IPv6 Router/Switch Architecute,' Proceedings of SAINTW'04, 2004
  13. Xilinx, 'ID-Gigabit Ethernet MAC with XGMlI or XAUI V4.0,' Dec. 2003
  14. 10 Gigabit Ethernet Alliance (10GEA). http://www.10gea.org/
  15. Mark Norris, Gigabit Ethernet Technology and Applications, Artech House, 2003
  16. Xilinx, 'XGMII Using the DDR Registers, DCM, and SecectI/O-Ultra Features,' July, 2002
  17. Xilinx, 'XAUI Core v4.0', Dec. 2003
  18. Xilinx, 'Ten Gigabit Ethernet MAC FIFO,' May. 2003
  19. Shu Lin, Daniel J./ Costello, Jr., Error Control Coding: Fundamentals and Applications, Prentice Hall, 1983
  20. http://www.repairfaq.org/filipg/LINK/F_crc_v32.html