A Design of Low-power/Small-area Arithmetic Units for Mobile 3D Graphic Accelerator

휴대형 3D 그래픽 가속기를 위한 저전력/저면적 산술 연산기 회로 설계

  • Published : 2006.05.01


This paper describes a design of low-power/small-area arithmetic circuits which are vector processing unit powering nit, divider unit and square-root unit for mobile 3D graphic accelerator. To achieve area-efficient and low-power implementation that is an essential consideration for mobile environment, the fixed-point f[mat of 16.16 is adopted instead of conventional floating-point format. The vector processing unit is designed using redundant binary(RB) arithmetic. As a result, it can operate 30% faster and obtained gate count reduction of 10%, compared to the conventional methods which consist of four multipliers and three adders. The powering nit, divider unit and square-root nit are based on logarithm number system. The binary-to-logarithm converter is designed using combinational logic based on six-region approximation method. So, the powering mit, divider unit and square-root unit reduce gate count when compared with lookup table implementation.


  1. 이범렬, 류성원, 이은주, 박재형, '모바일 3D API 기술 표준화 연구', 전자통신동향분석, vol. 20, no. 4, Aug. 2005
  2. E. Tomas, 'REAL- TIME RENDERING 제2판', 정보문화사, Nov. 2003
  3. 'Using Fixed-Point Instead of Floating Point for Better 3D Performance', http://www.devx.com/Intel/Article/16478
  4. Kyung- Woak Shin, Bang-sup Song, Kantilal Bacrania, 'A 200-Mhz Complex Number Multiplier Using Redundant Binary Arithmetic', IEEE Solid-state Circuits, vol. 33, no. 6, pp.904-909, June.1998 https://doi.org/10.1109/4.678655
  5. J. W. Lee, S. K. Hwang, K. W. Shin, '저전력 DSP 응용을 위한 오차보상을 갖는 가변 정밀도 승산기 코어 생성기', 한국통신학회논문지 , vol. 30, pp. 129-136, Dec. 2004
  6. J. N. Mitchell, 'Computer Multiplication and Division Using Binary Logarithms', IRE Trans. electronic Computer, vol. 11, pp. 512-517, Aug. 1962 https://doi.org/10.1109/TEC.1962.5219391
  7. H. Suzuki, H. Morinaka, H. Makino, Y. Nakase, K. Mashiko, T. Sumi, 'Leading-Zero Anticipatory Logic for High-Speed Floating Point Addition', IEEE J. Solid-state Circuits, pp. 1157-1164, 1996
  8. H. A. Khalid, E. S. Raymond, 'CMOS VLSI Implementation of a Low-Power Logarithmic Converter', IEEE Trans. on Computer vol. 52, no. 11, pp. 1421-1433, Nov. 2003 https://doi.org/10.1109/TC.2003.1244940