IPSiNS: I/O Performance Simulation Tool for NAND Flash Memory-based Storage System

IPSiNS: 낸드 플래시 메모리 기반 저장 장치를 위한 입출력 성능 시뮬레이션 도구

  • 윤경훈 (한양대학교 전자컴퓨터통신공학과) ;
  • 정호영 (한양대학교 전자컴퓨터통신공학과) ;
  • 박성민 (한양대학교 전자컴퓨터통신공학과) ;
  • 심효기 (한양대학교 전자컴퓨터통신공학과) ;
  • 차재혁 (한양대학교 정보통신학부) ;
  • 강수용 (한양대학교 컴퓨터교육과)
  • Published : 2007.10.31

Abstract

Flash Translation Layer(FTL) which enables NAND Flash memory-based storage system to be used as a block device is designed considering only characteristics of NAND Flash memory. However, since FTL precesses I/O requests which survived against buffer replacement algorithm, FTL algorithm has tight relationship with buffer replacement algorithm. Therefore, if we do not consider both FTL and buffer replacement algorithms, it is difficult to predict the actual I/O performance of the computer systems that have Flash memory-based storage system. The necessity of FTL and buffer replacement algorithm co-design arises here. In this work, we implemented I/O performance evaluation tool, IPSiNS, which simulates both the buffer replacement and FTL algorithms, simultaneously.

References

  1. K9K8G08U1M(1G x 8 Bit NAND Flash Memory) Data Sheet, http://www.samsung.com/products/semiconductor/NANDFlash/SLC_LargeBlock/8Gbit/K9K8G08U1M/K9K8G08U1M.htm, Samsung Electronics Co. Ltd
  2. Heeseung Jo, Jeong-Uk Kang, Seon-Yeong Park, Jin-Soo Kim, and Joonwon Lee, FAB: Flash-Aware Buffer Management Policy for Portable Media Players, IEEE 2006
  3. S. Jiang and X. Zhang, 'LIRS: An Efficient Low Inter-reference Recency Set Replacement Policy to Improve Buffer Cache Performance, In Proceeding of 2002 ACM SIGMETRICS,' June 2002, pp. 31-42
  4. Nimrod Megiddo, and Dharmendra Modha, 'ARC: A Self-Tuning, Low Overhead Replacement Cache,' Proc. 2nd USENIX Conference on File and Storage Technologies (FAST 03), 2003
  5. Jesung Kim, Jong Min Kim, Sam H. Noh, Sang Lyul Min and Yookun Cho, A SPACE-EFFICIENT FLASH TRANSLATION LAYER FOR COMPACTFLASH SYSTEMS, IEEE Transactions on Consumer Electronics, Vol. 48, No. 2, MAY 2002
  6. Sang-Won Lee, Dong-Joo Park, Tae-Sun Chung, Dong-Ho Lee, Sangwon Park, Ha-Joo Song, 'A Log Buffer based Flash Flash Translation Layer using Fullly Associative Sector Translation,' ACM Transactions on Embedded Computing Systems
  7. Bum Soo Kim And Gui Young Lee, 'Method of Driving Remapping in Flash Memory and Flash Memory Architecture Suitable Threfore,' United States Patent, No. 6,381,176, 2002
  8. Takayuki Shinohara, 'Flash Memory Card with Block Memory Address Arrangement,' United States Patent, No. 5,905,993, 1999
  9. Petro Estakhri and Berhanu Iman, 'Moving Sequential Sectors within A Block of Information in A Flash Memory Mass Storage Architecture,' United States Patent, No. 5,930,815, 1999