Electrical and Physical Characteristics of Nickel Silicide using Rare-Earth Metals

희토류 금속을 이용한 니켈 실리사이드의 전기 및 물리적 특성

  • 이원재 (삼성전자(주) 시스템 LSI사업부) ;
  • 김도우 (한국폴리텍여자대학 디지털디자인과) ;
  • 김용진 (매그나칩 반도체 SMS사업부) ;
  • 정순연 (충남대학교 전자공학과) ;
  • 왕진석 (충남대학교 전자공학과)
  • Published : 2008.01.01


In this paper, we investigated electrical and physical characteristics of nickel silicide using rare-earth metals(Er, Yb, Tb, Dy), Incorporated Ytterbium into Ni-silicide is proposed to reduce work function of Ni-silicide for nickel silicided schottky barrier diode (Ni-silicided SBD). Nickel silicide makes ohmic-contact or low schottky barrier height with p-type silicon because of similar work function (${\phi}_M$) in comparison with p-type silicon. However, high schottky barrier height is formed between Ni-silicide and p-type substrate by depositing thin ytterbium layer prior to Ni deposition. Even though the ytterbium is deposited below nickel, ternary phase $Yb_xN_{1-x}iSi$ is formed at the top and inner region of Ni-silicide, which is believed to result in reduction of work function about 0.15 - 0.38 eV.


Ni-silicide;SALICIDE;Work function;Schottky barrier diode (SBD)


  1. H. C. Wen, J. Liu, J. H. Sim, J. P. Lu, and D. L. Kwong, 'Investigation of dopant effects in $CoSi_2 $ and NiSi fully silicided metal gates', Electrochem. Solid-State Lett., Vol. 8, p. G119, 2005
  2. Q. Xiang, J. S. Goo, J. Pan, B. Yu, S. Ahmed, J. Zhang, and M. R. Lin, 'Strained silicon NMOS with nickel-silicide metal gate', Symp. VLSI Tech. Dig., p. 101, 2003
  3. B. Cheng, B. Maiti, S. Samayedam, J. Grant, B. Taylor, P. Tobin, and J. Mogab, 'Metal gates for advanced sub-80 nm SOI CMOS technology', Proc. IEEE Int. SOI Conf., p. 9192, 2001
  4. C. Lavoie, F. M. d'Heurle, C. Detavernier, and C. Cabral Jr., 'Towards implementation of a nickel silicide process for CMOS technologies', Microelectron. Eng., Vol. 70, p. 144, 2003
  5. J. Yuan and J. C. S. Woo, 'Tunable work function in fully nickel-silicided polysilicon gates for metal gate MOSFET applications", IEEE Electron Device Lett., Vol. 26, p. 87, 2005
  6. J. H. Lee, H. Zhong, Y. S. Suh, G. Heuss, J. Gurganus, B. Chen, and V. Misra, 'Tunable work function dual metal gate technology for bulk and non-bulk CMOS', Tech. Dig. - Int. Electron Devices Meet. p. 359, 2002
  7. M. Jang, Y. Kim, J. Shin, and S. Lee, 'Characterization of erbium-silicided Schottky diode junction', IEEE Electron Device Lett., Vol. 26, p. 354, 2005
  8. J. M. Larson and J. P. Snyder, 'Overview and status of metal S/D Schottky-barrier MOSFET technology', IEEE Transactions On Electron Device Lett., Vol. 53, p. 1048, 2006
  9. J. K. Schaeffer, C. Capasso, L. R. C. Fonseca, S. Samavedam, D. C. Gilmer, Y. Liang, S. Kalpat, B. Adetutu, H. H. Tseng, Y. Shiho, A. Demkov, R. Hegde, W. J. Taylor, R. Gregory, J. Jiang, E. Luckowski, M. V. Raymond, K. Moore, D. Triyoso, D. Roan, B. E. White Jr., and P. J. Tobin, 'Challenges for the integration of metal gate electrodes', Tech. Dig. - Int. Electron Devices Meet., p. 287, 2004
  10. N. Biswas, J. Gurganus, and V. Misra, 'Work function tuning of nickel silicide by co-sputtering nickel and silicon', Appl. Phys. Lett., Vol. 87, p. 171908-1, 2005
  11. J. R. Waldrop, 'Rare earth metal schottkybarrier contact to GaAs', Appl. Phys. Lett., Vol. 46, p. 864, 1985
  12. A. Yagishita, T. Saito, K. Nakajima, S. Inumiya, K. Matsuo, Y. Yakasaka, Y. Ozawa, H. Yano, G. Minamihaba, Y. Matsui, Y. Tsunashima, K. Sugaro, T. Arikado, and K. Okumura, 'Reduction of threshold voltage deviation in Damascene metal gate MOSFETs', Tech. Dig. - Int. Electron Devices Meet., p. 257, 1999
  13. C. C. Hobbs, L. R. C. Fonseca, A. Knizhnik, V. Dhandapani, S. B. Samavedam, W. J. Taylor, J. M. Grant, L. G. Dip, D. H. Triyoso, R. I. Hegde, D. C. Gilmer, R. Garcia, D. Roan, M. L. Lovejoy, R. S. Rai, E. A. Hebert, H. H. Tseng, S. G. H. Anderson, B. E. White, and P. J. Tobin, 'Fermi-level pinning at the polysilicon/ metal oxide interface-Part', IEEE Trans. Electron Devices, Vol. 51, p. 971, 2004