DOI QR코드

DOI QR Code

Design of a Reliable Broadband I/O Employing T-coil

  • Kim, Seok (Department of Semiconductor Systems Engineering, Sungkyunkwan University) ;
  • Kim, Shin-Ae (Department of Semiconductor Systems Engineering, Sungkyunkwan University) ;
  • Jung, Goeun (Department of Semiconductor Systems Engineering, Sungkyunkwan University) ;
  • Kwon, Kee-Won (Department of Semiconductor Systems Engineering, Sungkyunkwan University) ;
  • Chun, Jung-Hoon (Department of Semiconductor Systems Engineering, Sungkyunkwan University)
  • Received : 2009.08.23
  • Published : 2009.12.30

Abstract

Inductive peaking using T-coils has been widely used in broadband I/O interfaces. In this paper, we analyze technical effects and limitations of the T-coil, and discuss several methods that can overcome these restrictions and improve the practicality of the T-coil. In particular we also propose and verify a circuit topology which can further extend bandwidth beyond the limit that conventional T-coil can achieve, and transfer 20 Gb/s data without noticeable distortion.

Acknowledgement

Supported by : MKE/IITA

References

  1. C. Ito, K. Banerjee and R. Dutton, "Analysis and design of distributed ESD protection circuits for high-speed mixed-signal and RF ICs," IEEE Trans. Electron Devices, vol.49, No.8, pp.1444-1454, Aug., 2002 https://doi.org/10.1109/TED.2002.801257
  2. S. Galal and B. Razavi, "Broadband ES protection circuits in CMOS technology," IEEE J. Solid-State Circuits, vol.38, no.12, pp.2334-2340, Dec., 2003 https://doi.org/10.1109/JSSC.2003.818568
  3. S. Galal and B. Razavi, "40-Gb/s amplifier and ESD protection circuit in 0.18-um CMOS technology," IEEE J. Solid-State Circuits, vol.39, no.12, pp.2389- 2396, Dec., 2004 https://doi.org/10.1109/JSSC.2004.835639
  4. D. Linten and G. Groeseneken, "T-Diodes - A Novel Plug-and-PLAT Wideband RF Circuit ESD Protection Methodology," EOS/ESD symposium 2007, 242-249
  5. T. H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuits", 2nd edition: Cambridge, 2004
  6. T. True, "Bridged-T Termination Network" U.S. Patent 3 155 927, 1964
  7. J. Paramesh and D. J. Allstot, "Analysis of the bridged T-coil circuit using the extra-element theorem," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.53, no.12, pp.1408-1412, Dec., 2006 https://doi.org/10.1109/TCSII.2006.885971
  8. B. Kleveland, T. J. Maloney, I. Morgan, L. Madden, T. H. Lee, and S. S. Wong, "Distributed ESD protection for high-speed integrated circuits," IEEE Electron Device Lett., vol.21, pp.390-392, Aug., 2000 https://doi.org/10.1109/55.852960
  9. J. Chun, "ESD protection circuits for advanced CMOS technologies," Ph.D Dissertation, Stanford University, 2006
  10. A. Amerasekera and C. Duvvury, "ESD in Silicon Integrated Circuits", 2nd edition: Wiley, 2002

Cited by

  1. ESD Design Strategies for High-Speed Digital and RF Circuits in Deeply Scaled Silicon Technologies vol.57, pp.9, 2010, https://doi.org/10.1109/TCSI.2010.2071590
  2. A 5.2-Gb/s Low-Swing Voltage-Mode Transmitter With an AC-/DC-Coupled Equalizer and a Voltage Offset Generator vol.61, pp.1, 2014, https://doi.org/10.1109/TCSI.2013.2262186
  3. A Theoretical Investigation into the Limits of Bandwidth Enhancement with the Asymmetrical Bridged T-Coil Network vol.62, pp.3, 2016, https://doi.org/10.1080/03772063.2015.1082447